PulseTime
Ondelay
Output 1
PulseTime
Ondelay
Output 2
PulseTime
Ondelay
Output 3
Input 17
Input 32
Input 1
Input 16
IEC09000612_2_en.vsd
³
1
³
1
³
1
³
1
&
&
&
&
&
&
ModeOutput1=Pulsed
³
1
ModeOutput2=Pulsed
³
1
ModeOutput3=Pulsed
t
t
t
Offdelay
t
t
t
t
Offdelay
t
Offdelay
t
IEC09000612 V2 EN
Figure 216:
Trip matrix internal logic
Output signals from TMAGGIO are typically connected to other logic blocks or
directly to output contacts in the IED. When used for direct tripping of the circuit
breaker(s) the pulse time delay shall be set to approximately 0.150 seconds in order to
obtain satisfactory minimum duration of the trip pulse to the circuit breaker trip coils.
13.3
Configurable logic blocks
13.3.1
Standard configurable logic blocks
13.3.1.1
Functionality
A number of logic blocks and timers are available for the user to adapt the
configuration to the specific application needs.
•
OR
function block. Each block has 6 inputs and two outputs where one is
inverted.
•
INVERTER
function blocks that inverts the input signal.
1MRK 502 048-UEN A
Section 13
Logic
439
Technical manual
Summary of Contents for REG650 ANSI
Page 1: ...Relion 650 series Generator protection REG650 Technical manual ...
Page 2: ......
Page 36: ...30 ...
Page 42: ...36 ...
Page 50: ...44 ...
Page 64: ...58 ...
Page 86: ...80 ...
Page 262: ...256 ...
Page 300: ...294 ...
Page 438: ...432 ...
Page 476: ...470 ...
Page 592: ...586 ...
Page 664: ...658 ...
Page 678: ...672 ...
Page 726: ...720 ...
Page 727: ...721 ...