PulseTime
Output 1
PulseTime
Output 2
PulseTime
Output 3
Input 17
Input 32
Input 1
Input 16
OR
OR
OR
OR
AND
AND
ModeOutput1
OR
ModeOutput2
OR
ModeOutput3
t
t
t
ANSI10000055-1-en.vsd
AND
AND
AND
AND
0
0-OnDelay
0
0-OnDelay
0
0-OnDelay
0-OffDelay
0
0-OffDelay
0
0-OffDelay
0
ANSI10000055 V2 EN
Figure 434:
Trip matrix internal logic
Output signals from TMAGGIO are typically connected to other logic blocks or
directly to output contacts in the IED. When used for direct tripping of the circuit
breaker(s) the pulse time delay shall be set to approximately 0.150 seconds in order to
obtain satisfactory minimum duration of the trip pulse to the circuit breaker trip coils.
1MRK505222-UUS C
Section 14
Logic
869
Technical reference manual
Summary of Contents for Relion 670 series
Page 1: ...Relion 670 series Line differential protection RED670 ANSI Technical reference manual...
Page 2: ......
Page 40: ...34...
Page 50: ...44...
Page 60: ...54...
Page 126: ...120...
Page 384: ...378...
Page 496: ...490...
Page 556: ...550...
Page 602: ...596...
Page 620: ...614...
Page 794: ...788...
Page 864: ...858...
Page 988: ...982...
Page 998: ...992...
Page 1084: ...1078...
Page 1164: ...1158...
Page 1168: ...1162...
Page 1220: ...1214...
Page 1230: ...1224...
Page 1231: ...1225...