Introducing the BIOS
User’s Manual
3-19
PCI2 Master 0 WS Write:
Two options are available: Enabled or Disabled. The default setting is
Enabled
. When
Enabled,
writes to
the PCI2 bus are executed with zero wait state (immediately) when PCI2 bus is ready to receive data. If
set to
Disabled
, the system will wait one state before data is written to the PCI2 bus.
PCI1 Post Write:
Two options are available: Disabled or Enabled. The default setting is
Enabled
. When you set it to
Enabled
, it can enable PCI post write buffers to minimize PCI1 master read latency.
PCI2 Post Write:
Two options are available: Disabled or Enabled. The default setting is
Enabled
. When you set it to
Enabled
, it can enable PCI post write buffers to minimize PCI2 master read latency.
PCI Delay Transaction:
Two options are available: Disabled or Enabled. The default setting is
Disabled
. The chipset has an
embedded 32-bit posted write buffer to support delay transactions cycles. Select
Enabled
to support
compliance with PCI specification version 2.1.
Memory Hole:
Two options are available: Disabled or 15M – 16M. The default setting is
Disabled
. This option is used to
free up the memory block 15M-16M. Some special peripherals need to use a memory block located
between 15M and 16M. We recommend that you disable this option.
System BIOS Cacheable:
Two options are available: Disabled or Enabled. The default setting is
Disabled
. When you select
Enabled
, you get faster system BIOS executing speed via the L2 cache.
Video RAM Cacheable:
Two options are available: Disabled or Enabled. The default setting is
Disabled
. When you select
Enable
,
you get faster video RAM executing speed via the L2 cache. You must check your VGA adapter manual
to find out if any compatibility problems will occur.
Summary of Contents for KR7A-133
Page 2: ......
Page 10: ...Chapter 1 KR7A 133 KR7A 133R 1 6 ...
Page 78: ...6 4 Chapter 6 KR7A 133 KR7A 133R ...
Page 84: ...A 6 Appendix A KR7A 133 KR7A 133R ...
Page 90: ...B 6 Appendix B KR7A 133 KR7A 133R ...
Page 104: ...E 4 Appendix E KR7A 133 KR7A 133R ...