background image

SERIES IP1K110 INDUSTRIAL I/O PACK                                        RECONFIGURABLE DIGITAL I/O MODULE 
__________________________________________________________________________________________

 

- 16 - 

Acromag, Inc.  Tel:248-295-0310  Fax:248-624-9234  Email:solutions@acromag.com  

http://www.acromag.com

 

Pin 

Signal 

I/O 

137 

GND 

GND 

138 

VCCIO 

3.3Volts 

139 

DIFF_DIR3 

Output (Pulled Low) 

140 

DIFF_DIR4 

Output (Pulled Low) 

141 

DIFF_DIR5 

Output (Pulled Low) 

142 

DIFF_DIR6 

Output (Pulled Low) 

143 

DATA0 

Bi-Dir D0 IP Bus 

144 

DATA8 

Bi-Dir D8 IP Bus 

145 

GND 

GND 

146 

VCCIO 

3.3Volts 

147 

DATA9 

Bi-Dir D9 IP Bus 

148 

DATA10 

Bi-Dir D10 IP Bus 

149 

DATA11 

Bi-Dir D11 IP Bus 

150 

DATA12 

Bi-Dir D12 IP Bus 

151 

GND 

GND 

152 

VCCINT 

2.5Volts 

153 

TDI 

(Pulled High) 

154 

nCE 

Input (Tied Low) 

155 

DCLK 

Input (Pulled High) 

156 

DATA0 

PD00 From CPLD  

157 

DATA1 

Bi-Dir D1 IP Bus 

158 

DATA2 

Bi-Dir D2 IP Bus 

159 

DATA3 

Bi-Dir D3 IP Bus 

160 

DATA13 

Bi-Dir D13 IP Bus 

161 

DATA4 

Bi-Dir D4 IP Bus 

162 

DATA5 

Bi-Dir D5 IP Bus 

163 

DATA14 

Bi-Dir D14 IP Bus 

164 

DATA6 

Bi-Dir D6 IP Bus 

165 

VCCIO 

3.3Volts 

166 

DATA7 

Bi-Dir D7 IP Bus 

167 

DATA15 

Bi-Dir D15 IP Bus 

168 

Config_Enable 

Output (Pulled High) 

169 

Ref Clock 

Output CY22150 ref clk 

170 

IP Reset 

Input 

171 

GND 

GND 

172 

A1 

Input IP Bus 

173 

A2 

Input IP Bus 

174 

A3 

Input IP Bus 

175 

A4 

Input IP Bus 

176 

A5 

Input IP Bus 

177 

A6 

Input IP Bus 

178 

VCCIO 

3.3Volts 

179 

nIOsel 

Input IP Bus 

180 

nIDsel 

Input IP Bus 

181 

GND 

GND 

182 

nMEMsel 

Input IP Bus 

183 

Gen Clock 

Input Generated Clk 

184 

nINTsel 

Input IP Bus 

185 

VCCINT 

2.5Volts 

186 

R_nW 

Input IP Bus 

187 

nAck 

Output IP Bus 

188 

GND 

GND 

189 

nIntReq0 

Output IP Bus 

190 

nIntReq1 

Output IP Bus 

191 

nDMAReq0 

Output IP Bus 

192 

nDMAReq1 

Output IP Bus 

193 

nDMAck 

Input IP Bus 

194 

VCCIO 

3.3Volts 

195 

nDMAend 

Bi-Dir IP Bus 

196 

nStrobe 

Bi-Dir IP Bus 

197 

SCLK 

Output CY22150 Clk 

198 

SDATA 

Output CY22150 Data 

199 

TTL_DIR6 

Output (Pulled High) 

Pin 

Signal 

I/O 

200 

TTL_DIR5 

Output (Pulled High) 

201 

VCCINT 

2.5Volts 

202 

TTL_DIR4 

Output (Pulled High) 

203 

TTL_DIR3 

Output (Pulled High) 

204 

TTL_DIR1 

Output (Pulled High) 

205 

TTL_DIR2 

Output (Pulled High) 

206 

nWS 

Input (From CPLD) 

207 

CS 

Input (From CPLD) 

208 

nCS 

Input (From CPLD) 

 

5.0 SERVICE AND REPAIR 

 

SERVICE AND REPAIR ASSISTANCE 

 

Surface-Mounted Technology (SMT) boards are generally 

difficult to repair.  It is highly recommended that a non-functioning 
board be returned to Acromag for repair.  The board can be easily 
damaged unless special SMT repair and service tools are used.  
Further, Acromag has automated test equipment that thoroughly 
checks the performance of each board.  When a board is first 
produced and when any repair is made, it is tested, placed in a 
burn-in room at elevated temperature, and retested before 
shipment. 

 
Please refer to Acromag's Service Policy Bulletin or contact 

Acromag for complete details on how to obtain parts and repair. 
 

PRELIMINARY SERVICE PROCEDURE 

 

Before beginning repair, be sure that all of the procedures in 

Section 2, Preparation For Use, have been followed.  Also, refer 
to the documentation of your carrier board to verify that it is 
correctly configured.  Replacement of the module with one that is 
known to work correctly is a good technique to isolate a faulty 
module. 

 

CAUTION:

  POWER MUST BE TURNED OFF BEFORE 

                    REMOVING OR INSERTING BOARDS 

 

Initial testing and use of the IP1K110 should be 

implemented with the Acromag supplied FPGA configuration 
file.  This will allow one to verify the correct operation of the 
IP1K110 hardware. 

 
Acromag’s Applications Engineers can provide further 

technical assistance if required.  When needed, complete repair 
services are also available from Acromag. 

 
6.0  SPECIFICATIONS 

 
PHISICAL

 

Physical Configuration.............. Single Industrial Pack Module. 

Length................................ 3.880 in. (98.5 mm). 
Width.................................. 1.780 in. (45.2 mm). 
Board Thickness.................0.062 in. (1.59 mm). 
Max Component Height...... 0.290 in. (7.37 mm). 

Connectors: 

 

P1 (IP Logic Interface)........ 50-pin female receptacle header 

(AMP 173279-3 or equivalent). 

P2 (Field I/O)...................... 50-pin female receptacle header 

(AMP 173279-3 or equivalent). 

 

 

 

Summary of Contents for IP1K110 Series

Page 1: ...NUAL ACROMAG INCORPORATED Tel 248 295 0310 30765 South Wixom Road Fax 248 624 9234 P O BOX 437 Wixom MI 48393 7037 U S A solutions acromag com Copyright 2004 2011 Acromag Inc Printed in the USA Data and specifications are subject to change without notice 8500 724 F11M004 retired ...

Page 2: ...6 PHYSICAL 16 ENVIRONMENTAL 17 EIA RS485 RS422 TRANSCEIVERS 17 TTL TRANSCEIVERS 17 INDUSTRIAL I O PACK COMPLIANCE IP1K110 ENGINEERING DESIGN KIT 17 18 APPENDIX 18 CABLE MODEL 5025 551 18 CABLE MODEL 5025 552 18 TRANSITION MODULE MODEL TRANS GP 19 DRAWINGS Page 4501 971 IP1K110 BLOCK DIAGRAM 20 4501 702 RS485 I O CONNECTIONS 21 4501 434 IP MECHANICAL ASSEMBLY 22 4501 462 CABLE 5025 550 NON SHIELDED...

Page 3: ...y be mounted on a 6U VMEbus carrier board or five units may be mounted on a PCI carrier board Local ID Each IP module has its own 8 bit ID information which is accessed via data transfers in the ID Read space 16 bit 8 bit I O Channel register Read Write is performed through D16 or D08 EO data transfer cycles in the IP module I O space High Speed Access times for all data transfer cycles are descri...

Page 4: ...s recommended that the board be visually inspected for evidence of mishandling prior to applying power The board utilizes static sensitive components and should only be handled at a static safe workstation CARD CAGE CONSIDERATIONS Refer to the specifications for loading and power requirements Be sure that the system power supplies are able to accommodate the power requirements of the carrier board...

Page 5: ...S485 RS422 communication distances are generally limited to less than 4000 feet To minimize transmission line problems all nodes connected to the cable must use minimum stub length connections The optimal configuration for the RS485 RS422 bus is a daisy chain connection from node 1 to node 2 to node 3 to node n The bus must form a single continuous path and the nodes in the middle of the bus must ...

Page 6: ... Thus download and configuration is implemented with no special hardware or cables An example program written in C and available from Acromag implements configuration of the IP1K110 over the IP bus The program requires the configuration file to be in the Intel Hex format Using the Altera MAX PLUS II software you can generate the required hex file as follows 1 In the MAX PLUS II Compiler choose the...

Page 7: ...codes Variable information includes unique information required for the module The IP1K110 ID space does not contain any variable e g unique calibration information ID space bytes are addressed using only the odd addresses in a 64 byte block on the Big Endian VMEbus Even addresses are used on the Little Endian PC ISA or PCI buses The IP1K110 ID space will read differently in configuration mode tha...

Page 8: ...sed in the Motorola 68000 and PowerPC microprocessor family and is the VMEbus convention In Big Endian the lower order byte is stored at odd byte addresses The Intel x86 family of microprocessors uses the opposite convention or Little Endian byte ordering Little Endian uses even byte addresses to store the low order byte As such use of the memory map for this module on a PC carrier board will requ...

Page 9: ...o or four channels while data direction of all TTL channels is controlled as a group of 8 channels Setting a bit high configures the data direction for the identified channels as output Setting the control bit low configures the corresponding channel s data direction for input The default power up state of these registers is logic low Thus all channels are configured as inputs on system reset or p...

Page 10: ...ster MSB LSB Data Bit 07 Data Bit 06 Data Bit 05 Data Bit 04 Data Bit 03 Data Bit 02 Data Bit 01 Data Bit 00 Ch07 Ch06 Ch05 Ch04 Ch03 Ch02 Ch01 Ch00 The unused upper 8 bits of this register are Not Used and will always read low 0 s for D16 accesses All bits are set to 0 following a reset which means that all interrupts are cleared Interrupt Polarity Registers Read Write Base 11H The Interrupt Pola...

Page 11: ...7 PB 7 D15 CLKSRC2 A software or hardware reset will clear this register to zero Clock Control Reg 3 Read Write Base 1DH The Clock Control Register 3 is an 8 bit read write register This is used as part of the control for the Cypress CY22150 Programmable Clock In this register only D0 bit 0 and D7 bit 7 are required The other bits D1 D6 are not used The value for D0 is zero if the carrier board pr...

Page 12: ...el s interrupt is serviced The response time of the input channels should also be considered when calculating this bandwidth The total response time is the sum of the input buffer response time plus the interrupt logic circuit response time and this time must pass before another interrupt condition will be recognized The Interrupt Input Response Time is specified in section 6 The following program...

Page 13: ...UT SIGNALS The field I O interface to the IP module is provided through connector P2 refer to Table 2 1 These pins are tied to the inputs and outputs of EIA RS485 RS422 line transceivers or TTL transceivers RS485 signals received are converted from the required EIA RS485 RS422 voltages signals to the TTL levels required by the FPGA Likewise TTL signals are converted to the EIA RS485 RS422 voltages...

Page 14: ...entional TTL level Memory Interface The IP1K110 interfaces to a 64K word SRAM device This memory interface utilizes the address signals RAMa1 to RAMa16 data signals RAMd0 to RAMd15 and the read write control signals nWE_RAM nBLE_RAM nBHE_RAM and nOE_RAM as listed in Table 4 1 The RAM device is the Integrated Device Technology IDT71016 or the Cypress Cy7C1021 IP Bus Interface The IP1K110 interfaces...

Page 15: ...utput 62 DIO0 Bi Dir 63 DIO1 Bi Dir 64 DIO2 Bi Dir 65 DIO3 Bi Dir 66 VCCIO 3 3Volts 67 DIO4 Bi Dir 68 DIO5 Bi Dir 69 DIO6 Bi Dir 70 DIO7 Bi Dir 71 DIO8 Bi Dir 72 VCCINT 2 5Volts 73 DIO9 Bi Dir Pin Signal I O 74 DIO10 Bi Dir 75 DIO11 Bi Dir 76 GND GND 77 VCC_CKLK 2 5Volts 78 nBS0 Input IP Bus 79 IP CLK GCLK1 IP Module Clock 80 nBS1 Input IP Bus 81 GND_CKLK GND 82 GND GND 83 DIO12 Bi Dir 84 VCCIO 3 ...

Page 16: ...IR5 Output Pulled High 201 VCCINT 2 5Volts 202 TTL_DIR4 Output Pulled High 203 TTL_DIR3 Output Pulled High 204 TTL_DIR1 Output Pulled High 205 TTL_DIR2 Output Pulled High 206 nWS Input From CPLD 207 CS Input From CPLD 208 nCS Input From CPLD 5 0 SERVICE AND REPAIR SERVICE AND REPAIR ASSISTANCE Surface Mounted Technology SMT boards are generally difficult to repair It is highly recommended that a n...

Page 17: ...S Channel Configuration Up to 24 non isolated EIA RS485 RS422 serial ports with a common signal return connection Selected in blocks of 4 signal pairs channels when ordered Data Rate 30M bits sec Maximum Cable Length 4000 feet Maximum Use of a signal repeater can extend transmission distances beyond this limit Termination Resistors Termination Resistors are not provided Termination resistors are r...

Page 18: ...nect a Model 5025 552 termination panel to the AVME9630 9660 APC8610 or APC8620 1 non intelligent carrier board connectors both have 50 pin connectors Length Last field of part number designates length in feet user specified 12 feet maximum It is recommended that this length be kept to a minimum to reduce noise and power loss Cable 50 wire flat ribbon cable 28 gage Shielded cable model uses Acroma...

Page 19: ...rd cage and to AVME9630 9660 boards within card cage via flat 50 pin ribbon cable cable Model 5025 551 X Schematic and Physical Attributes See Drawing 4501 465 Field Wiring 100 pin header male connectors 3M 3433 D303 or equivalent employing long ejector latches and 30 micron gold in the mating area per MIL G 45204 Type II Grade C Connects to Acromag termination panel 5025 552 from the rear of the ...

Page 20: ...O PACK RECONFIGURABLE DIGITAL I O MODULE __________________________________________________________________________________________ 20 Acromag Inc Tel 248 295 0310 Fax 248 624 9234 Email solutions acromag com http www acromag com ...

Page 21: ...O PACK RECONFIGURABLE DIGITAL I O MODULE __________________________________________________________________________________________ 21 Acromag Inc Tel 248 295 0310 Fax 248 624 9234 Email solutions acromag com http www acromag com ...

Page 22: ...ARRIER BOARD AND INTO HEX SPACERS ITEM B AND TIGHTEN 4 PLACES THE RECOMMENDED TORQUE IS 0 226 NEWTON METER OR 2 INCH POUNDS OVER TIGHTENING MAY DAMAGE CIRCUIT BOARD 2 INSERT FLAT HEAD SCREWS ITEM A THROUGH SOLDER SIDE OF IP MODULE AND INTO HEX SPACERS ITEM B AND TIGHTEN 4 PLACES UNTIL HEX SPACER IS COMPLETELY SEATED THE RECOMMENDED TORQUE IS 0 226 NEWTON METER OR 2 INCH POUNDS OVER TIGHTENING MAY ...

Page 23: ...O PACK RECONFIGURABLE DIGITAL I O MODULE __________________________________________________________________________________________ 23 Acromag Inc Tel 248 295 0310 Fax 248 624 9234 Email solutions acromag com http www acromag com ...

Page 24: ...O PACK RECONFIGURABLE DIGITAL I O MODULE __________________________________________________________________________________________ 24 Acromag Inc Tel 248 295 0310 Fax 248 624 9234 Email solutions acromag com http www acromag com ...

Page 25: ...K RECONFIGURABLE DIGITAL I O MODULE __________________________________________________________________________________________ 25 Acromag Inc Tel 248 295 0310 Fax 248 624 9234 Email solutions acromag com http www acromag com 4501 464A ...

Reviews: