16
System Requirements
Leading
EDGE COMPUTING
2.2
Module Power Up and Down
Issuing the PWR_EN signal powers the MXM module down, and
the system designer can decide whether to keep the module input
power when the MXM module is powered down.
Figure 2-2: Module Power Down
2.3
Reset Requirements
Figure 2-3: Reset Sequencing
MODULE
INPUT POWER
PWR_EN
MODULE
INTERNAL POWER
PWR_GOOD
T
PVPERL
T
PERST-PG
T
PERST-CLK
T
FAIL
T
PVPERL
PV
T
PERST-CLK
V
T
PERST-PG
V
T
FAIL
QV
MODULE
INPUT POWER
PWR_EN
PWR_GOOD
PEX_REFCLK
PEX_RST#
Summary of Contents for EGX-MXM-RTX3000
Page 8: ...viii List of Tables Leading EDGE COMPUTING This page intentionally left blank ...
Page 10: ...x List of Figures Leading EDGE COMPUTING This page intentionally left blank ...
Page 24: ...14 Introduction Leading EDGE COMPUTING This page intentionally left blank ...
Page 30: ...20 System Requirements Leading EDGE COMPUTING This page intentionally left blank ...