64
BIOS Setup
Feature
Options
Description
Number of Presets to test
7, 3, 5
0 – 9
Auto
Choose between 7,3,5 and 0-9. Auto = current default
for CPU
Allow PERST# GPIO Usage
Enabled
Disable
Enable/Disable GPIO-based resets to PEG
endpoint(s) during margin search, if needed
SW EQ Enable VOC
Jitter Only Test Mode
Jitter & VOC Test
Mode
Auto
Select Jitter & VOC test mode (default) or Jitter only
test mode. Auto will current default (Enabled)
Jitter Dwell Time
3000
PEG Gen3 Preset Search dwell time [0..65535] in
[usec]
Jitter
Error
Target
2
The margin search error target value [1..65535]
VOC Dwell Time
10000
The VOC margin search dwell time [0..65535] in
[usec]
VOC
Error
Target
2
The VOC margin search error target value [1..65535]
Generate BDAT PEG Margin
Data
Disabled
Enabled
Enable to generate BDAT PCIe margin tables
PCIe Rx CEM Test Mode
Disabled
Enabled
Enable/Disable PEG Rx CEM Loopback Mode
PCIe Spread Spectrum Clocking
Enabled
Disable
Allows disabling of Spread Spectrum Clocking for
compliance testing
Summary of Contents for Express-SL2
Page 8: ...2 Introduction This page intentionally left blank ...
Page 32: ...26 Pinouts and Signal Descriptions This page intentionally left blank ...
Page 42: ...36 Connector Pinouts on Module This page intentionally left blank ...
Page 46: ...40 Smart Embedded Management Agent SEMA This page intentionally left blank ...
Page 52: ...46 System Resources This page intentionally left blank ...
Page 78: ...72 BIOS Setup This page intentionally left blank ...
Page 88: ...82 BIOS Checkpoints Beep Codes This page intentionally left blank ...