Hardware Information
19
PCIe-PXIe-8638 Series
3
Hardware Information
3.1
PCIe-8638 Layout, Connectors and Jumpers
Figure 3-1: PCIe-8638 Mechanical Layout
Table 3-1: PCIe-8638 Mechanical Layout Legend
Table 3-2: PCIe-8638 Connectors, Switches, and LEDs
A
PCIe x8 external downlink port
B
PCIe x8 edge finger
C
SW1
Connector/Switch/LED
Description
STATUS LED
Off: No power
Orange: Power OK
Green: Device connected to downlink port is present
HOST
(Link status between
PCIe-8638 and
PXIe-8638)
Off: No link
0.5Hz Blinking: Link in PCIe Gen1 signaling
1Hz Blinking: Link in PCIe Gen2 signaling
SW1
Default settings are:
ON: Pin 3
OFF: Pins 1,2,4
A
B
C
ON DIP
1 2 3 4
72
Summary of Contents for PCIe-PXIe-8638 Series
Page 8: ...viii List of Figures Leading EDGE COMPUTING This page intentionally left blank ...
Page 10: ...x List of Tables Leading EDGE COMPUTING This page intentionally left blank ...
Page 16: ...6 Introduction Leading EDGE COMPUTING This page intentionally left blank ...
Page 32: ...22 Hardware Information Leading EDGE COMPUTING This page intentionally left blank ...
Page 36: ...26 Leading EDGE COMPUTING This page intentionally left blank ...