PRELIMINARY DATA SHEET
VPC 323xD
Micronas
Comb Filter Video Processor
1. Introduction
The VPC 323xD is a high-quality, single-chip video
front-end, which is targeted for 4:3 and 16:9, 50/60-Hz
and 100/120 Hz TV sets. It can be combined with other
members of the DIGIT3000 IC family (such as
DDP 331x) and/or it can be used with 3rd-party prod-
ucts.
The main features of the VPC 323xD are
– high-performance adaptive 4H comb filter Y/C sepa-
rator with adjustable vertical peaking
– multi-standard color decoder PAL/NTSC/SECAM
including all substandards
– four CVBS, one S-VHS input, one CVBS output
– two RGB/YC
r
C
b
component inputs, one Fast Blank
(FB) input
– integrated high-quality A/D converters and associ-
ated clamp and AGC circuits
– multi-standard sync processing
– linear horizontal scaling (0.25 ... 4), as well as
non-linear horizontal scaling ‘Panoramavision’
– PAL+ preprocessing
– line-locked clock, data and sync, or 656-output
interface
– peaking, contrast, brightness, color saturation and
tint for RGB/ YC
r
C
b
and CVBS/S-VHS
– high-quality soft mixer controlled by Fast Blank
– PIP processing for four picture sizes (
, or
of normal size) with 8-bit resolution
– 15 predefined PIP display configurations and expert
mode (fully programmable)
– control interface for external field memory
– I
2
C-bus interface
– one 20.25-MHz crystal, few external components
– 80-pin PQFP package
1.1. System Architecture
Fig.1–1 shows the block diagram of the video proces-
sor
Fig. 1–1: Block diagram of the VPC 323xD
1
4
---
1
9
---
1
16
------
, ,
1
36
---
Mixer
CIN
VIN1
VIN2
VIN3
VIN4
VOUT
Adaptive
Comb
Color
Decoder
Output
Formatter
Matrix
Filter
2D Scaler
Panorama
Mode
PIP
ITU-R 656
ITU-R 601
Memory
Control
Sync
AGC
Contrast
Saturation
Brightness
Tint
NTSC
PAL
NTSC
PAL
SECAM
+
Clock
Generation
CrCb
OUT
Y OUT
YCOE
FIFO
CNTL
H Sync
V Sync
AVO
I
2
C Bus
20.25 MHz
RGB/
FB
Y
Cb
Cr
Y
Cb
Cr
Y/G
U/B
Y
Cb
Cr
LL Clock
Saturation
Tint
Analog
Front-end
Contrast
Brightness
Peaking
Clock
Gen.
I
2
C Bus
V/R
FB
FB
YCrCb
RGB/
YCrCb
2
×
ADC
Analog
Component
Front-End
4 x ADC
Processing
Summary of Contents for PDP5006H
Page 16: ......
Page 17: ......
Page 18: ...DbhM4812V12_Vtek_BOM sch 3 Wed Oct 06 23 58 10 2004...
Page 19: ...DbhM4812V12_Vtek_BOM sch 4 Wed Oct 06 23 58 11 2004...
Page 20: ...DbhM4812V12_Vtek_BOM sch 5 Wed Oct 06 23 58 15 2004...
Page 21: ...DbhM4812V12_Vtek_BOM sch 6 Wed Oct 06 23 58 16 2004...
Page 22: ...DbhM4812V12_Vtek_BOM sch 7 Wed Oct 06 23 58 18 2004...
Page 23: ...DbhM4812V12_Vtek_BOM sch 8 Wed Oct 06 23 58 29 2004...
Page 24: ...DbhM4812V12_Vtek_BOM sch 9 Wed Oct 06 23 58 20 2004...
Page 25: ...DbhM4812V12_Vtek_BOM sch 10 Wed Oct 06 23 58 22 2004...
Page 26: ...DbhM4812V12_Vtek_BOM sch 11 Wed Oct 06 23 58 32 2004...
Page 27: ...DbhM4812V12_Vtek_BOM sch 12 Wed Oct 06 23 58 25 2004...
Page 28: ...DbhM4812V12_Vtek_BOM sch 13 Wed Oct 06 23 58 27 2004...
Page 29: ...Dbh1S4909V12 sch 2 Thu Oct 07 00 30 42 2004...
Page 30: ...Dbh1S4909V12 sch 3 Thu Oct 07 00 30 43 2004...
Page 31: ...Dbh1S4909V12 sch 4 Thu Oct 07 00 30 45 2004...
Page 32: ...Dbh1S4909V12 sch 5 Thu Oct 07 00 30 47 2004...
Page 33: ...Dbh1S4909V12 sch 6 Thu Oct 07 00 30 49 2004...
Page 34: ...Dbh1S4909V12 sch 7 Thu Oct 07 00 30 50 2004...
Page 35: ...Dbh2S4909V12 sch 2 Thu Oct 07 00 32 34 2004...
Page 36: ...DUBHE OSD Ver1 1_NAKS sch 1 Mon Oct 18 11 47 11 2004...
Page 37: ...0025 sch 1 Mon Sep 05 15 03 59 2005...
Page 39: ......
Page 52: ...MODEL 50 HD D3 1 PDP 1 269cm 50 Inch Wide Plasma Display Module Quality Innovation Team 1 37...
Page 92: ......
