REV. 0
–4–
AD1887–SPECIFICATIONS
CLOCK SPECIFICATIONS
*
Parameter
Min
Typ
Max
Unit
Input Clock Frequency
24.576
MHz
Recommended Clock Duty Cycle
40
50
60
%
POWER-DOWN STATES
Parameter
Set Bits
DV
DD
Typ
AV
DD
Typ
Unit
ADC
PR0
15.82
30.0
mA
DAC
PR1
15.08
26.3
mA
ADC + DAC
PR1, PR0
3.79
19.9
mA
ADC + DAC + Mixer (Analog CD On)
LPMIX, PR1, PR0
3.85
18.1
mA
Mixer
PR2
17.65
17.4
mA
ADC + Mixer
PR2, PR0
15.70
11.1
mA
DAC + Mixer
PR2, PR1
15.07
8.3
mA
ADC + DAC + Mixer
PR2, PR1, PR0
3.80
2.1
mA
Analog CD Only (AC-Link On)
LPMIX, PR5, PR1, PR0
3.85
18.1
mA
Analog CD Only (AC-Link Off)
LPMIX, PR1, PR0, PR4, PR5
0.06
18.1
mA
Standby
PR5, PR4, PR3, PR2, PR1, PR0
0.06
0
mA
Headphone Standby
PR6
17.66
26.1
mA
*
Guaranteed but not tested.
Specifications subject to change without notice.
TIMING PARAMETERS (GUARANTEED OVER OPERATING TEMPERATURE RANGE)
Parameter
Symbol
Min
Typ
Max
Unit
RESET Active Low Pulsewidth
t
RST_LOW
1.0
µ
s
RESET Inactive to BIT_CLK Startup Delay
t
RST2CLK
162.8
ns
SYNC Active High Pulsewidth
t
SYNC_HIGH
1.3
µ
s
SYNC Low Pulsewidth
t
SYNC_LOW
19.5
µ
s
SYNC Inactive to BIT_CLK Startup Delay
t
SYNC2CLK
162.8
ns
BIT_CLK Frequency
12.288
MHz
BIT_CLK Period
t
CLK_PERIOD
81.4
ns
BIT_CLK Output Jitter
*
750
ps
BIT_CLK High Pulsewidth
t
CLK_HIGH
32.56
42
48.84
ns
BIT_CLK Low Pulsewidth
t
CLK_LOW
32.56
38
48.84
ns
SYNC Frequency
48.0
kHz
SYNC Period
t
SYNC_PERIOD
20.8
µ
s
Setup to Falling Edge of BIT_CLK
t
SETUP
5
2.5
ns
Hold from Falling Edge of BIT_CLK
t
HOLD
5
ns
BIT_CLK Rise Time
t
RISECLK
2
4
6
ns
BIT_CLK Fall Time
t
FALLCLK
2
4
6
ns
SYNC Rise Time
t
RISESYNC
2
4
6
ns
SYNC Fall Time
t
FALLSYNC
2
4
6
ns
SDATA_IN Rise Time
t
RISEDIN
2
4
6
ns
SDATA_IN Fall Time
t
FALLDIN
2
4
6
ns
SDATA_OUT Rise Time
t
RISEDOUT
2
4
6
ns
SDATA_OUT Fall Time
t
FALLDOUT
2
4
6
ns
End of Slot 2 to BIT_CLK, SDATA_IN Low
t
S2_PDOWN
0
1.0
µ
s
Setup to Trailing Edge of RESET (Applies to SYNC, SDATA_OUT)
t
SETUP2RST
15
ns
Rising Edge of RESET to HI-Z Delay
t
OFF
25
ns
Propagation Delay
15
ns
RESET Rise Time
50
ns
Output Valid Delay from Rising Edge of BIT_CLK to SDI Valid
15
ns
*
Output jitter is directly dependent on crystal input jitter.
Specifications subject to change without notice.
