0
Overflow on increment that changes PMCCNTR_EL0[31] from 1 to 0.
1
Overflow on increment that changes PMCCNTR_EL0[63] from 1 to 0.
DP, [5]
Disable cycle counter, PMCCNTR_EL0 when event counting is prohibited:
0
Cycle counter operates regardless of the non-invasive debug authentication
settings. This is the reset value.
1
Cycle counter is disabled if non-invasive debug is not permitted and enabled.
This bit is read/write.
X, [4]
Export enable. This bit permits events to be exported to another debug device, such as a trace
macrocell, over an event bus:
0
Export of events is disabled. This is the reset value.
1
Export of events is enabled.
This bit is read/write and does not affect the generation of Performance Monitors interrupts on
the
nPMUIRQ
pin.
D, [3]
Clock divider:
0
When enabled, PMCCNTR_EL0 counts every clock cycle. This is the reset
value.
1
When enabled, PMCCNTR_EL0 counts every 64 clock cycles.
This bit is read/write.
C, [2]
Clock counter reset. This bit is WO. The effects of writing to this bit are:
0
No action. This is the reset value.
1
Reset PMCCNTR_EL0 to 0.
This bit is always RAZ.
Resetting PMCCNTR_EL0 does not clear the PMCCNTR_EL0 overflow bit to 0. See the
Arm
®
Architecture Reference Manual Armv8, for Armv8-A architecture profile
for more information.
P, [1]
Event counter reset. This bit is WO. The effects of writing to this bit are:
0
No action. This is the reset value.
1
Reset all event counters, not including PMCCNTR_EL0, to zero.
This bit is always RAZ.
In Non-secure EL0 and EL1, a write of 1 to this bit does not reset event counters that
MDCR_EL2.HPMN reserves for EL2 use.
In EL2 and EL3, a write of 1 to this bit resets all the event counters.
Resetting the event counters does not clear any overflow bits to 0.
E, [0]
Enable. The possible values of this bit are:
C10 PMU registers
C10.6 Performance Monitors Control Register, EL0
100236_0100_00_en
Copyright © 2015–2017, 2019 Arm Limited or its affiliates. All rights
reserved.
C10-705
Non-Confidential
Summary of Contents for Cortex-A35
Page 4: ......
Page 18: ......
Page 26: ......
Page 27: ...Part A Functional Description ...
Page 28: ......
Page 145: ...Part B Register Descriptions ...
Page 146: ......
Page 573: ...Part C Debug ...
Page 574: ......
Page 845: ...Part D Appendices ...
Page 846: ......