background image

 

 

Chapter 3 

 AMI BIOS Setup 

 

51

 

Fan

les

s E

mb
ed

ded

 Bo

PC

 

 

 

BO
XE

R-

66

42

-C

ML
 

 

3.4.8 

SIO Configuration 

 

 

Options Summary 

[*Active*] Serial Port N   

 

View and Set Basic properties of the SIO Logical device. Like IO Base, IRQ Range, 
DMA Channel and Device Mode. 

 

 

 

Summary of Contents for AAEON BOXER-6642-CML

Page 1: ...Last Updated April 7 2021 BOXER 6642 CML Fanless Embedded Box PC User s Manual 1st Ed ...

Page 2: ...vided in this manual is intended to be accurate and reliable However the original manufacturer assumes no responsibility for its use or for any infringements upon the rights of third parties that may result from its use The material in this document is for product information only and is subject to change without notice While reasonable efforts have been made in the preparation of this document to...

Page 3: ...ws is a registered trademark of Microsoft Corp Intel Pentium Celeron and Xeon are registered trademarks of Intel Corporation Intel Core is a trademark of Intel Corporation All other product names or trademarks are properties of their respective owners The publisher of this document does not assume nor imply ownership of any trademarked product not listed herein ...

Page 4: ...up your product please make sure the following items have been shipped Item Quantity BOXER 6642 CML 1 Wallmount bracket 2 Screw Package 1 3 Pin DC In Power Connector 1 If any of these items are missing or damaged please contact your distributor or sales representative immediately ...

Page 5: ...ailed descriptions and explanations on the product s hardware and software features if any its specifications dimensions jumper connector settings definitions and driver installation instructions if any to facilitate users in setting up their product Users may refer to the product page at AAEON com for the latest version of this document ...

Page 6: ...by transient over voltage 7 Always disconnect this device from any power supply before cleaning 8 While cleaning use a damp cloth instead of liquid or spray detergents 9 Make sure the device is installed near a power outlet and is easily accessible 10 Keep this device away from humidity 11 Place the device on a solid surface during installation to prevent falls 12 Do not cover the openings on the ...

Page 7: ... uncontrolled environment with temperatures beyond the device s permitted storage temperatures see chapter 1 to prevent damage 19 Do NOT disassemble the motherboard so as not to damage the system or void your warranty 20 If the thermal pad had been damaged please contact AAEON s salesperson to purchase a new one Do NOT use those of other brands 21 The Hex Cylinder Coppers on the front panel are no...

Page 8: ...f explosion if the battery is incorrectly replaced Replace only with the same or equivalent type recommended by the manufacturer Dispose of used batteries according to the manufacturer s instructions and your local government s recycling or disposal directives Attention Il y a un risque d explosion si la batterie est remplacée de façon incorrecte Ne la remplacer qu avec le même modèle ou équivalen...

Page 9: ...害物质或元素 铅 Pb 汞 Hg 镉 Cd 六价铬 Cr VI 多溴联苯 PBB 多溴二苯 醚 PBDE 印刷电路板 及其电子组件 外部信号 连接器及线材 外壳 中央处理器 与内存 硬盘 液晶模块 光驱 触控模块 电源 电池 本表格依据 SJ T 11364 的规定编制 表示该有毒有害物质在该部件所有均质材料中的含量均在 GB T 26572标准规定的限量要求以下 表示该有害物质的某一均质材料超出了GB T 26572的限量要求 然而该 部件 仍符合欧盟指令2011 65 EU 的规范 备注 一 此产品所标示之环保使用期限 系指在一般正常使用状况下 二 上述部件物质中央处理器 内存 硬盘 光驱 电源为选购品 三 上述部件物质液晶模块 触控模块仅一体机产品适用 ...

Page 10: ...O O O PSU X O O O O O Battery X O O O O O This form is prepared in compliance with the provisions of SJ T 11364 O The level of toxic or hazardous materials present in this component and its parts is below the limit specified by GB T 26572 X The level of toxic of hazardous materials present in the component exceed the limits specified by GB T 26572 but is still in compliance with EU Directive 2011 ...

Page 11: ...ion JP3 8 2 3 4 4 5 8 Wire Selection 9 2 3 5 Auto Power Button Selection JP3 9 2 4 List of Connectors 10 2 4 1 LVDS Port CN1 11 2 4 2 LVDS Inverter CN2 12 2 4 3 SATA Port CN3 12 2 4 4 HDMI Port CN4 13 2 4 5 VGA Port Wafer Box Optional 13 2 4 6 LAN1 LAN2 Port CN6 CN7 13 2 4 7 Touch Screen Lines CN8 14 2 4 8 NGFF M Key 2280 CN10 14 2 4 9 NGFF E Key 2230 CN11 15 2 4 10 Power Button Wafer Reserve CN12...

Page 12: ...9 24 2 4 24 COM4 Port CN55 25 2 4 25 COM3 Port CN61 26 2 4 26 Front Panel JP7 27 2 4 27 LPC Port LPC1 27 2 4 28 Mini Card Slot Full Sized PCIe1 28 2 4 29 SIM Slot SIM1 30 2 5 CPU Installation 31 2 6 RAM and 2 5 Storage Drive installation 32 Chapter 3 AMI BIOS Setup 35 3 1 System Test and Initialization 36 3 2 AMI BIOS Setup 37 3 3 Setup Submenu Main 38 3 4 Setup Submenu Advanced 39 3 4 1 Trusted C...

Page 13: ...gital IO Port Configuration 56 3 4 9 Power Management 57 3 5 Setup Submenu Chipset 58 3 5 1 System Agent SA Configuration 59 3 5 2 PCH IO Configuration 61 3 6 Setup Submenu Security 63 3 6 1 Secure Boot 64 3 6 1 1 Key Management 65 3 7 Setup Submenu Boot 67 3 8 Setup Submenu Save Exit 68 Chapter 4 Drivers Installation 69 4 1 Drivers Download and Installation 70 Appendix A Watchdog Timer Programmin...

Page 14: ... PC BOXER 6642 CML C 1 Electrical Specifications for Digital I O Ports 85 C 2 DIO Programming 86 C 2 Digital I O Register 87 C 3 Digital I O Sample Program 89 Appendix D Glue Removal Procedure 95 D 1 Removing Glue from Your System 96 ...

Page 15: ...Fanless Embedded Box PC BOXER 6642 CML Chapter 1 Chapter 1 Product Specifications ...

Page 16: ...splay Interface HDMI x 1 Storage Device 2 5 SATA HDD SSD Bay x 1 M 2 2280 for NVMe SSD Ethernet Intel i211 x 1 Intel i219 x 1 I O HDMI x 1 RJ 45 x 2 for GbE LAN i211 x 1 i219 x 1 USB 3 2 Gen 1 x 4 USB 2 0 x 2 DB 9 x 4 for RS 232 422 485 Line out x 1 3 pin 10 35V Power Input x 1 Power Button x 1 Expansion M 2 2230 E Key x 1 M 2 2280 M Key x 1 Full Size Mini Card x1 mSATA PCIe switch by BIOS default...

Page 17: ...x 6 0 292 4mm x 53 5mm x 152mm w o bracket Gross Weight 6 2 lbs 2 8 kg Net Weight 8 4 lbs 3 8 kg Environmental Operating Temperature 32 F 113 F 0 C 45 C with 0 5 m s airflow with TDP 35W CPU Storage Temperature 40 F 176 F 40 C 80 C Storage Humidity 5 95 40 C non condensing Anti Vibration 2 Grms 5 500Hz operation with SSD mSATA 1 Grms 5 500Hz operation with HDD Certification CE FCC Class A ...

Page 18: ...Fanless Embedded Box PC BOXER 6642 CML Chapter 2 Chapter 2 Hardware Information ...

Page 19: ...Chapter 2 Hardware Information 5 Fanless Embedded Box PC BOXER 6642 CML 2 1 Dimensions System ...

Page 20: ...Chapter 2 Hardware Information 6 Fanless Embedded Box PC BOXER 6642 CML Board Dimensions ...

Page 21: ...Chapter 2 Hardware Information 7 Fanless Embedded Box PC BOXER 6642 CML 2 2 Jumpers and Connectors ...

Page 22: ...ou can configure for your application Label Function JP1 Clear CMOS JP2 LVDS BKLT Power JP3 LVDS BKLT Control Selection JP4 4 5 8 Wire Selection JP6 Auto Power Button Selection 2 3 1 Clear CMOS JP1 Normal Default Clear CMOS 2 3 2 LVDS BKLT Power JP2 12V 5V Default 2 3 3 LVDS BKLT Control Selection JP3 VR Mode PWM Mode Default 1 2 3 1 2 3 1 2 3 1 2 3 1 2 3 1 2 3 ...

Page 23: ...Chapter 2 Hardware Information 9 Fanless Embedded Box PC BOXER 6642 CML 2 3 4 4 5 8 Wire Selection 4 8 Wire 5 Wire Default 2 3 5 Auto Power Button Selection JP3 ATX Default AT 1 2 3 1 2 3 1 2 3 1 2 3 ...

Page 24: ... Port CN2 LVDS Inverter CN3 SATA Port CN4 HDMI Port CN5 VGA Port Wafer CN6 LAN RJ45 Port CN7 LAN RJ45 Port CN8 Touch Screen Lines CN9 LVDS Control Touch CN10 NGFF M KEY 2280 CN11 NGFF E KEY 2230 CN12 Power Button Wafer CN13 SPI ROM Flash Wafer CN14 DIO CN15 COM1 Port CN16 COM2 Port CN17 USB2 0 Dual Connector CN18 USB2 0 Dual Connector CN19 USB3 2 Gen 2 Dual Port CN20 USB3 2 Gen 2 Dual Port CN21 Sp...

Page 25: ...t Panel LPC1 Low Pin Count PCIE1 PCIe Slot SIM1 SIM card slot SW1 Power Button 2 4 1 LVDS Port CN1 Pin Signal Pin Signal 1 BKL_EN 2 BKL_CTL 3 LVDSVCC 4 GND 5 LVD_A_CLKN 6 LVD_A_CLKP 7 LVDSVCC 8 GND 9 LVD_A_TXN0 10 LVD_A_TXP0 11 LVD_A_TXN1 12 LVD_A_TXP1 13 LVD_A_TXN2 14 LVD_A_TXP2 15 LVD_A_TXN3 16 LVD_A_TXP3 17 LVD_DDC_SDA 18 LVD_DDC_SCL 19 LVD_B_TXN0 20 LVD_B_TXP0 21 LVD_B_TXN1 22 LVD_B_TXP1 23 LV...

Page 26: ...XN3 26 LVD_B_TXP3 27 LVDSVCC 28 GND 29 LVD_B_CLKN 30 LVD_B_CLKP 2 4 2 LVDS Inverter CN2 Pin Signal Pin Signal 1 VDD 2 BKL_CTL 3 GND 4 GND 5 BKL_EN 2 4 3 SATA Port CN3 Pin Pin Name Signal Type Signal Level 1 GND GND 2 SATA_TX DIFF 3 SATA_TX DIFF 4 GND GND 5 SATA_RX DIFF 6 SATA_RX DIFF 7 GND GND Pin 1 Pin 7 ...

Page 27: ... follows standard specifications 2 4 5 VGA Port Wafer Box Optional Pin Signal Pin Signal 1 VSYNC 8 GND 2 HSYNC 9 GREEN 3 10 GND 4 DDC_CLK 11 RED 5 DDC_DAT 12 GND 6 GND 13 5V 7 BLUE 2 4 6 LAN1 LAN2 Port CN6 CN7 Pin Pin Name Signal Type Signal Level 1 MDI0 DIFF 2 MDI0 DIFF 3 MDI1 DIFF 4 MDI1 DIFF 5 MDI2 DIFF ...

Page 28: ...ype Signal Level 6 MDI2 DIFF 7 MDI3 DIFF 8 MDI3 DIFF 2 4 7 Touch Screen Lines CN8 Pin Signal Pin Signal 1 GND 2 TOP EXCITE 3 BOTTOM EXCITE 4 LEFT EXCITE 5 RIGHT EXCITE 6 TOP SENSE 7 BOTTOM SENSE 8 LEFT SENSE 9 RIGHT SENSE 2 4 8 NGFF M Key 2280 CN10 CN10 M 2 M Key follows standard specifications ...

Page 29: ...Key 2230 CN11 CN11 M 2 E Key follows standard specifications 2 4 10 Power Button Wafer Reserve CN12 Pin Pin Name 1 FP_PANSWH 2 GND 2 4 11 SPI Flash Port CN13 Pin Pin Name Signal Type Signal Level 1 SPI_MISO OUT 2 GND GND 3 SPI_CLK IN 4 3 3VSB PWR 3 3V 5 SPI_MOSI IN 6 SPI_CS IN 7 NC 8 NC ...

Page 30: ...6 Fanless Embedded Box PC BOXER 6642 CML 2 4 12 DIO Port CN14 Pin Pin Name Signal Type Signal Level 1 DIO0 I O 5V 2 DIO1 I O 5V 3 DIO2 I O 5V 4 DIO3 I O 5V 5 DIO4 I O 5V 6 DIO5 I O 5V 7 DIO6 I O 5V 8 DIO7 I O 5V 9 5V PWR 5V 10 GND GND ...

Page 31: ...ardware Information 17 Fanless Embedded Box PC BOXER 6642 CML 2 4 13 COM1 Port CN15 Pin Pin Name Signal Type Signal Level 1 DCD1 IN 2 RX1 IN 3 TX1 OUT 9V 4 DTR1 OUT 9V 5 6 DSR1 IN 7 RTS1 OUT 9V 8 CTS1 IN 9 RI1 IN ...

Page 32: ...ardware Information 18 Fanless Embedded Box PC BOXER 6642 CML 2 4 14 COM2 Port CN16 Pin Pin Name Signal Type Signal Level 1 DCD2 IN 2 RX2 IN 3 TX2 OUT 9V 4 DTR2 OUT 9V 5 6 DSR2 IN 7 RTS2 OUT 9V 8 CTS2 IN 9 RI2 IN ...

Page 33: ...7 CN18 Pin Pin Name Signal Type Signal Level 1 5V PWR 5V 2 USBD DIFF 3 USBD DIFF 4 GND GND 5 GND GND 2 4 16 USB3 2 Gen 2 Connector CN19 CN20 Pin Pin Name Signal Type Signal Level 1 5VSB PWR 5V 2 USB1_D DIFF 3 USB1_D DIFF 4 GND GND 5 USB1_SSRX DIFF 10 Port 1 Port 0 11 12 13 1 2 3 4 14 15 16 17 18 5 6 7 8 9 ...

Page 34: ...n Name Signal Type Signal Level 6 USB1_SSRX DIFF 7 GND GND 8 USB1_SSTX DIFF 9 USB1_SSTX DIFF 10 5VSB PWR 5V 11 USB2_D DIFF 12 USB2_D DIFF 13 GND GND 14 USB2_SSRX DIFF 15 USB2_SSRX DIFF 16 GND GND 17 USB2_SSTX DIFF 18 USB2_SSTX DIFF 2 4 17 Speaker CN21 Pin Pin Name 1 SPK L 2 SPK L ...

Page 35: ...ter 2 Hardware Information 21 Fanless Embedded Box PC BOXER 6642 CML 2 4 18 Line Out CN22 Pin Pin Name Pin Pin Name 1 AUD_GND 2 LOUT_R 3 5V 4 HP_DET 5 LOUT_L 2 4 19 Speaker CN23 Pin Pin Name 1 SPK R 2 SPK R ...

Page 36: ...Box PC BOXER 6642 CML 2 4 20 Audio I O Port 10P Pitch 1 25mm CN24 Pin Pin Name Signal Type Signal Level 1 MIC_L IN 2 MIC_R IN 3 GND_AUDIO GND 4 LINE_L_IN IN 5 LINE_R_IN IN 6 GND_AUDIO GND 7 LEFT_OUT OUT 8 GND_AUDIO GND 9 RIGHT_OUT OUT 10 5V_AUDIO PWR 5V ...

Page 37: ... Name Signal Type Signal Level 1 VIN PWR 10V 35V 2 GND GND 3 GND_EARTH 2 4 22 DIO Panel ID Port CN28 Pin Pin Name Signal Type Signal Level 1 PANEL_ID1 I O 5V 2 PANEL_ID2 I O 5V 3 PANEL_ID3 I O 5V 4 PANEL_ID4 I O 5V 5 PANEL_ID5 I O 5V 6 PANEL_ID6 I O 5V 7 PANEL_ID7 I O 5V DIO1 DIO3 DIO5 DIO7 GND DIO0 1 2 9 10 DIO2 DIO4 DIO6 5V ...

Page 38: ...ss Embedded Box PC BOXER 6642 CML Pin Pin Name Signal Type Signal Level 8 PANEL_ID8 I O 5V 9 NC 10 NC 2 4 23 SATA Power Connector CN29 Pin Pin Name Signal Type Signal Level 1 12V PWR 12V 2 GND GND 3 GND GND 4 5V PWR 5V 12V 1 2 3 4 GND GND 5V ...

Page 39: ...ardware Information 25 Fanless Embedded Box PC BOXER 6642 CML 2 4 24 COM4 Port CN55 Pin Pin Name Signal Type Signal Level 1 DCD4 IN 2 RX4 IN 3 TX4 OUT 9V 4 DTR4 OUT 9V 5 6 DSR4 IN 7 RTS4 OUT 9V 8 CTS4 IN 9 RI4 IN ...

Page 40: ...ardware Information 26 Fanless Embedded Box PC BOXER 6642 CML 2 4 25 COM3 Port CN61 Pin Pin Name Signal Type Signal Level 1 DCD3 IN 2 RX3 IN 3 TX3 OUT 9V 4 DTR3 OUT 9V 5 6 DSR3 IN 7 RTS3 OUT 9V 8 CTS3 IN 9 RI3 IN ...

Page 41: ...me Pin Pin Name 1 GND 2 EXT_PWRBTN 3 SATA_LED 4 3 3V 5 FP_SPKR 6 5V 7 GND 8 PWRLED 9 GND 10 HWRST 2 4 27 LPC Port LPC1 Pin Pin Name Signal Type Signal Level 1 LAD0 I O 3 3V 2 LAD1 I O 3 3V 3 LAD2 I O 3 3V 4 LAD3 I O 3 3V 5 3 3V PWR 3 3V LAD0 1 12 LAD1 LAD2 LAD3 LFRAME LRESET LDRQ0 LDRQ1 SERIRQ GND LCLK 3 3V ...

Page 42: ... Signal Level 6 LFRAME IN 7 LRESET OUT 3 3V 8 GND GND 9 LCLK OUT 10 LDRQ0 IN 11 LDRQ1 IN 12 SERIRQ I O 3 3V 2 4 28 Mini Card Slot Full Sized PCIe1 Pin Pin Name Signal Type Signal Level 1 PCIE_WAKE IN 2 3 3V PWR 3 3V 3 NC 4 GND GND 5 NC 6 1 5V PWR 1 5V 7 PCIE_CLK_REQ IN 8 NC PWR 9 GND GND 10 NC I O ...

Page 43: ...PCIE_REF_CLK DIFF 14 NC IN 15 GND GND 16 NC PWR 17 NC 18 GND GND 19 NC 20 W_DISABLE OUT 3 3V 21 GND GND 22 PCIE_RST OUT 3 3V 23 PCIE_RX DIFF 24 3 3VSB PWR 3 3V 25 PCIE_RX DIFF 26 GND GND 27 GND GND 28 1 5V PWR 1 5V 29 GND GND 30 SMB_CLK I O 3 3V 31 PCIE_TX DIFF 32 SMB_DATA I O 3 3V 33 PCIE_TX DIFF 34 GND GND 35 GND GND 36 USB_D DIFF 37 GND GND ...

Page 44: ...Level 38 USB_D DIFF 39 3 3VSB PWR 3 3V 40 GND GND 41 3 3VSB PWR 3 3V 42 NC 43 GND GND 44 NC 45 NC 46 NC 47 NC 48 1 5V PWR 1 5V 49 NC 50 GND GND 51 NC 52 3 3VSB PWR 3 3V 2 4 29 SIM Slot SIM1 Pin Pin Name Signal Type Signal Level 1 UIM_PWR PWR 2 UIM_RST IN 3 UIM_CLK IN 4 GND GND 5 UIM_VPP PWR 6 UIM_DATA I O ...

Page 45: ...ocket type Before starting CPU installation be sure the system is powered down not in sleep mode and the power has been disconnected Also make sure the CPU is ready for installation Step 1 Remove the screws securing the heatsink in place then set the heatsink aside Step 2 Place the CPU into the CPU socket Then place the thermal pad on the CPU Step 3 Replace the heatsink and secure with the screws ...

Page 46: ...e power has been disconnected Also make sure the components are ready for installation For specifications and requirement of memory and storage devices see Chapter 1 Specifications Step 1 Remove the four screws securing the bottom panel then lift the bottom panel off the device If you have previously installed a storage device be careful to disconnect the SATA and SATA power cables before complete...

Page 47: ...tall the next RAM module again first by inserting at a 30 angle then gently pressing down until secured Step 4 Place a thermal pad on top of this module If you are not installing a new storage device you may proceed to reconnecting and replacing the bottom panel Step 5 Attach the 2 5 SATA drive to the drive bracket using four screws supplied Step 6 Next attach the drive bracket to the bottom panel...

Page 48: ...r 2 Hardware Information 34 Fanless Embedded Box PC BOXER 6642 CML Step 7 Attach the SATA Power and SATA cables to the 2 5 SATA drive Step 8 Reattach the bottom panel to the system in reverse order of Step 1 ...

Page 49: ...Fanless Embedded Box PC BOXER 6642 CML Chapter 3 Chapter 3 AMI BIOS Setup ...

Page 50: ...k the current system configuration against the values stored in the CMOS memory If they do not match an error message will be output and the BIOS setup program will need to be run to set the configuration information in memory There are three situations in which the CMOS settings will need to be set or changed Starting the system for the first time The system hardware has been changed The system c...

Page 51: ...ed when the power is turned off To enter BIOS Setup press Del or ESC immediately while your computer is powering up The function for each interface can be found below Main Date and time can be set here Press Tab to switch between date elements Advanced Enable Disable boot option for legacy network devices Chipset For hosting bridge parameters Security The setup administrator password can be set he...

Page 52: ...Chapter 3 AMI BIOS Setup 38 Fanless Embedded Box PC BOXER 6642 CML 3 3 Setup Submenu Main ...

Page 53: ...Chapter 3 AMI BIOS Setup 39 Fanless Embedded Box PC BOXER 6642 CML 3 4 Setup Submenu Advanced ...

Page 54: ...be available SHA 1 PCR Bank Disable Optimal Default Failsafe Default Enable Enable or Disable SHA 1 PCR Bank SHA256 PCR Bank Disable Enable Optimal Default Failsafe Default Enable or Disable SHA 256 PCR Bank Pending operation None Optimal Default Failsafe Default TPM Clear Schedule an Operation for the Security Device NOTE Your Computer will reboot during restart in order to change state of Securi...

Page 55: ...G2 Spec Version Support TCG_1_2 The Compatible mode for Win8 Win10 TCG_2 Support new TCG2 protocol and event format for Win10 or later Physical Presence Spec Version 1 2 1 3 Optimal Default Failsafe Default Select to Tell O S to support PPI Spec Version 1 2 or 1 3 Note some HCK tests might not support 1 3 Device Select TPM 1 2 TPM 2 0 Auto Optimal Default Failsafe Default TPM 1 2 will restrict sup...

Page 56: ... Active Processor Cores All Optimal Default Failsafe Default 1 Number of cores to enable in each processor package Intel SpeedStep Disabled Enabled Optimal Default Failsafe Default Allows more than two frequency ranges to be supported C states Disabled Optimal Default Failsafe Default Enabled Enable Disable CPU Power Management Allows CPU to go to C states when it s not 100 utilized Hyper Threadin...

Page 57: ...led Optimal Default Failsafe Default When Disabled ME will be put into ME Temporarily Disabled Mode AMT BIOS Features Disabled Enabled Optimal Default Failsafe Default When disabled AMT BIOS Features are no longer supported and user is no longer able to access MEBx Setup Note This option does not disable Manageability Features in FW ...

Page 58: ... 3 4 3 1 Firmware Update Configuration Options Summary Me FW Image Re Flash Disabled Optimal Default Failsafe Default Enabled Enable Disable ME FW Image Re Flash function FW Update Disabled Enabled Optimal Default Failsafe Default Enable Disable ME FW Update function ...

Page 59: ...CML 3 4 3 2 PTT Configuration Options Summary TPM Device Selection dTPM Optimal Default Failsafe Default PTT Selects TPM device PTT or dTPM PTT Enables in SkuMgr dTPM 1 2 Disables PTT in SkuMgr Warning PTT dTPM will be disabled and all data saved on it will be lost ...

Page 60: ...onfiguration Options Summary M 2 Disabled Enabled Optimal Default Failsafe Default Enable or Disable SATA Port Mini Card Disabled Enabled Optimal Default Failsafe Default Enable or Disable SATA Port Port Disabled Enabled Optimal Default Failsafe Default Enable or Disable SATA Port ...

Page 61: ...Chapter 3 AMI BIOS Setup 47 Fanless Embedded Box PC BOXER 6642 CML 3 4 5 NVMe Configuration Choose the device to be configured ...

Page 62: ...ll take several minutes to complete Self Test Action Controller Only Test Optimal Default Failsafe Default Controller and NameSpace Test Select either to test Controller alone or Controller and NameSpace Selecting Controller and Namespace option will take lot longer to complete the test Run Device Self Test Perform device self test for the corresponding Option and Action selected by user Pressing ...

Page 63: ...HCI Hand off Disabled Enabled Optimal Default Failsafe Default This is a workaround for OSes without XHCI hand off support The XHCI ownership change should be claimed by XHCI driver USB Mass Storage Driver Support Disabled Enabled Optimal Default Failsafe Default Enable Disable USB Mass Storage Driver Support ...

Page 64: ...Chapter 3 AMI BIOS Setup 50 Fanless Embedded Box PC BOXER 6642 CML 3 4 7 Hardware Monitor ...

Page 65: ...OS Setup 51 Fanless Embedded Box PC BOXER 6642 CML 3 4 8 SIO Configuration Options Summary Active Serial Port N View and Set Basic properties of the SIO Logical device Like IO Base IRQ Range DMA Channel and Device Mode ...

Page 66: ...efault Failsafe Default Enable or Disable this Logical Device Possible Use Automatic Settings Optimal Default Failsafe Default IO 3F8h IRQ 4 IO 2F8h IRQ 3 Allows the user to change the device resource settings New settings will be reflected on this setup page after system restarts Mode RS232 Optimal Default Failsafe Default RS422 RS485 UART RS232 422 485 selection ...

Page 67: ...efault Failsafe Default Enable or Disable this Logical Device Possible Use Automatic Settings Optimal Default Failsafe Default IO 2F8h IRQ 3 IO 3F8h IRQ 4 Allows the user to change the device resource settings New settings will be reflected on this setup page after system restarts Mode RS232 Optimal Default Failsafe Default RS422 RS485 UART RS232 422 485 selection ...

Page 68: ...fault Failsafe Default Enable or Disable this Logical Device Possible Use Automatic Settings Optimal Default Failsafe Default IO 3E8h IRQ 11 IO 2E8h IRQ 11 Allows the user to change the device resource settings New settings will be reflected on this setup page after system restarts Mode RS232 Optimal Default Failsafe Default RS422 RS485 UART RS232 422 485 selection ...

Page 69: ...fault Failsafe Default Enable or Disable this Logical Device Possible Use Automatic Settings Optimal Default Failsafe Default IO 2E8h IRQ 11 IO 3E8h IRQ 11 Allows the user to change the device resource settings New settings will be reflected on this setup page after system restarts Mode RS232 Optimal Default Failsafe Default RS422 RS485 UART RS232 422 485 selection ...

Page 70: ...BOXER 6642 CML 3 4 9 Digital IO Port Configuration Options Summary DIO1 2 3 4 5 6 7 8 Input Output Optimal Default Failsafe Default Set DOP as Input or Output Output Level Low Optimal Default Failsafe Default High Set output level when DIO pin is output ...

Page 71: ...t State Optimal Default Failsafe Default Always On Always Off Select power state when power is re applied after a power failure RTC wake system from S5 Disabled Optimal Default Failsafe Default Fixed Time Dynamic Time Bypass Fixed Time System will wake on the hr min sec specified Dynamic Time System will wake on the current time Increase minutes s Bypass BIOS will not control RTC wake function dur...

Page 72: ...Chapter 3 AMI BIOS Setup 58 Fanless Embedded Box PC BOXER 6642 CML 3 5 Setup Submenu Chipset ...

Page 73: ...ed MRC only runs tasks from Low or High point SA GV will be disabled on DT Halo CPUs regardless of this setting PM Support Enabled Optimal Default Failsafe Default Disabled Enable Disable PM Support RC6 Render Standby Disabled Optimal Default Failsafe Default Enabled Check to enable render standby support DVMT Total Gfx Mem 128M 256M Optimal Default Failsafe Default MAX Select DVMT5 0 Total Graphi...

Page 74: ...R 6642 CML Options Summary VT d Disabled Optimal Default Failsafe Default Enabled VT d capability Skip Scanning of External Gfx Card Disabled Optimal Default Failsafe Default Enabled If Enable it will not scan for External Gfx Card on PEG and PCH PCIE Ports ...

Page 75: ... will be unconditionally disabled Enabled HDA will be unconditionally enabled Mini Card mSATA PCIe Selection PCIe Optimal Default Failsafe Default mSATA Select mSATA or PCIe function for Mini Card Mini Card PCIe Speed Auto Optimal Default Failsafe Default Gen1 Gen2 Gen3 Configure PCIe Speed M 2 SATA PCIe Selection PCIe Optimal Default Failsafe Default SATA Select SATA or PCIe function for M 2 Tabl...

Page 76: ...Chapter 3 AMI BIOS Setup 62 Fanless Embedded Box PC BOXER 6642 CML Options Summary M 2 PCIe Speed Auto Optimal Default Failsafe Default Gen1 Gen2 Gen3 Configure PCIe Speed ...

Page 77: ...or when the user enters the Setup utility A User Password does not provide access to many of the features in the Setup utility Select the password you wish to set and press Enter In the dialog box enter your password must be between 3 and 20 letters or numbers Press Enter and retype your password to confirm Press Enter again to set the password Removing the Password Select the password you want to...

Page 78: ...System is in User mode The mode change requires platform reset Secure Boot Mode Standard Custom Optimal Default Failsafe Default Secure Boot mode options Standard or Custom In Custom mode Secure Boot Policy variables can be configured by a physically present user without full authentication Restore Factory Keys Force system to user mode Install factory default Secure Boot key databases Reset to Se...

Page 79: ...atabases from NVRAM Export Secure Boot Variables Copy NVRAM content of Secure Boot variables to files in a root folder on a file system device Enroll EFI Image Allow the image to run in Secure Boot mode Enroll SHA256 hash of a PE image into Authorized Signature Database db Remove UEFI CA from DB Device Guard ready system must not list Microsoft UEFI CA Certificate in Authorized Signature database ...

Page 80: ...ables Enroll Factory Defaults or load certificates from a file 1 Public Key Certificate in a EFI_SIGNATURE_LIST b EFI_CERT_X509 DER encoded c EFI_CERT_RSA2048 bin d EFI_CERT_SHA256 384 512 2 Authenticated UEFI Variable 3 EFI PE COFF Image SHA256 Key Source Default External Mixed Test ...

Page 81: ...p Submenu Boot Options Summary Quiet Boot Disabled Enabled Optimal Default Failsafe Default Enable Disable Quiet Boot option Network Stack Enabled Disabled Optimal Default Failsafe Default Enable Disable UEFI Network Stack FIXED BOOT ORDER Priorities Sets the system boot order ...

Page 82: ...Chapter 3 AMI BIOS Setup 68 Fanless Embedded Box PC BOXER 6642 CML 3 8 Setup Submenu Save Exit ...

Page 83: ...Fanless Embedded Box PC BOXER 6642 CML Chapter 4 Chapter 4 Drivers Installation ...

Page 84: ...vers 1 Open the Step 1 Chipset folder and select your OS 2 Open the SetupChipset exe file in the folder 3 Follow the instructions 4 Drivers will be installed automatically Step 2 Install Graphics Drivers 1 Open the Step 2 Graphic folder and select your OS 2 Open the igxpin exe file in the folder 3 Follow the instructions 4 Drivers will be installed automatically Step 3 Install LAN Drivers 1 Open t...

Page 85: ...nd open the Win 7 folder 2 Open the Setup exe file in the folder 3 Follow the instructions 4 Drivers will be installed automatically Step 5 Install Serial Port Drivers Optional 1 Open the Step 5 Serial Port Driver Optional folder 2 Open the FintekSerial exe file in the folder 3 Follow the instructions 4 Drivers will be installed automatically ...

Page 86: ...Fanless Embedded Box PC BOXER 6642 CML Appendix A Appendix A Watchdog Timer Programming ...

Page 87: ...lue Note Timer Counter 0x07 Note3 0xF6 Note4 Note24 Time of watchdog timer 0 255 This register is byte access Counting Unit 0x07 Note5 0xF5 Note6 3 Note7 0 Note8 Select time unit 0 second 1 minute Watchdog Enable 0x07 Note9 0xF5 Note10 5 Note11 1 Note12 0 Disable 1 Enable Timeout Status 0x07 Note13 0xF5 Note14 6 Note15 1 1 Clear timeout status Output Mode 0x07 Note16 0xF5 Note17 4 Note18 1 Note19 ...

Page 88: ...This parameter is represented from Note8 define byte EnableLDN This parameter is represented from Note9 define byte EnableReg This parameter is represented from Note10 define byte EnableBit This parameter is represented from Note11 define byte EnableVal This parameter is represented from Note12 define byte StatusLDN This parameter is represented from Note13 define byte StatusReg This parameter is ...

Page 89: ...Embedded Box PC BOXER 6642 CML VOID Main Procedure AaeonWDTConfig byte Timer Time of WDT timer 0x00 0xFF boolean Unit Select time unit 0 second 1 minute AaeonWDTConfig Procedure AaeonWDTEnable This procudure will enable the WDT counting AaeonWDTEnable ...

Page 90: ... relative parameter setting WDTParameterSetting VOID WDTEnableDisable byte LDN byte Register byte BitNum byte Value SIOBitSet LDN Register BitNum Value VOID WDTParameterSetting Watchdog Timer counter setting SIOByteSet TimerLDN TimerReg TimerVal WDT counting unit setting SIOBitSet UnitLDN UnitReg UnitBit UnitVal WDT output mode setting level pulse SIOBitSet ModeLDN ModeReg ModeBit ModeVal Watchdog...

Page 91: ...N Register Offset 0x07 IOWriteByte SIOData LDN VOID SIOBitSet byte LDN byte Register byte BitNum byte Value Byte TmpValue SIOEnterMBPnPMode SIOSelectLDN byte LDN IOWriteByte SIOIndex Register TmpValue IOReadByte SIOData TmpValue 1 BitNum TmpValue Value BitNum IOWriteByte SIOData TmpValue SIOExitMBPnPMode VOID SIOByteSet byte LDN byte Register byte Value SIOEnterMBPnPMode SIOSelectLDN LDN IOWriteBy...

Page 92: ...Fanless Embedded Box PC BOXER 6642 CML Appendix B Appendix B I O Information ...

Page 93: ...Appendix B I O Information 79 Fanless Embedded Box PC BOXER 6642 CML B 1 I O Address Map ...

Page 94: ...Appendix B I O Information 80 Fanless Embedded Box PC BOXER 6642 CML ...

Page 95: ...Appendix B I O Information 81 Fanless Embedded Box PC BOXER 6642 CML B 2 IRQ Mapping Chart ...

Page 96: ...Appendix B I O Information 82 Fanless Embedded Box PC BOXER 6642 CML B 3 Memory Address Map ...

Page 97: ...Appendix B I O Information 83 Fanless Embedded Box PC BOXER 6642 CML ...

Page 98: ...Fanless Embedded Box PC BOXER 6642 CML Appendix C Appendix C Digital I O Ports ...

Page 99: ...tal I O Information 85 Fanless Embedded Box PC BOXER 6642 CML C 1 Electrical Specifications for Digital I O Ports GPIO70 DIO_0 GPIO71 DIO_1 GPIO72 DIO_2 GPIO73 DIO_3 GPIO74 DIO_4 GPIO75 DIO_5 GPIO76 DIO_6 GPIO77 DIO_7 ...

Page 100: ...ns detail the procedures to complete its configuration The AAEON initial DIO program is also attached to help with developing a customized program for your application There are three steps to complete the configuration setup Step 1 Enter MB PnP Mode Step 2 Modify the data in the configuration registers Step 3 Exit MB PnP Mode Undesired results may occur if MB PnP Mode is not exited properly ...

Page 101: ...Note15 0x82 Note16 4 Note17 GPIO74 DIO 6 Pin Status 0x06 Note18 0x82 Note19 5 Note20 GPIO75 DIO 7 Pin Status 0x06 Note21 0x82 Note22 6 Note23 GPIO76 DIO 8 Pin Status 0x06 Note24 0x82 Note25 7 Note26 GPIO77 Table 3 Digital Output relative register table LDN Register BitNum Value Note DIO 1 Output Data 0x06 Note27 0x81 Note28 0 Note29 Note30 GPIO70 DIO 2 Output Data 0x06 Note31 081 Note32 1 Note33 N...

Page 102: ...Appendix C Digital I O Information 88 Fanless Embedded Box PC BOXER 6642 CML ...

Page 103: ...yte DInput3Reg This parameter is represented from Note10 define byte DInput3Bit This parameter is represented from Note11 define byte DInput4LDN This parameter is represented from Note12 define byte DInput4Reg This parameter is represented from Note13 define byte DInput4Bit This parameter is represented from Note14 define byte DInput5LDN This parameter is represented from Note15 define byte DInput...

Page 104: ... This parameter is represented from Note40 define byte DOutput4Bit This parameter is represented from Note41 define byte DOutput4Val This parameter is represented from Note42 define byte DOutput5LDN This parameter is represented from Note43 define byte DOutput5Reg This parameter is represented from Note44 define byte DOutput5Bit This parameter is represented from Note45 define byte DOutput5Val Thi...

Page 105: ...tus Input Example Read Digital I O Pin 3 status Output InputStatus 0 Digital I O Pin level is low 1 Digital I O Pin level is High PinStatus AaeonReadPinStatus DInput3LDN DInput3Reg DInput3Bit Procedure AaeonSetOutputLevel Input Example Set Digital I O Pin 6 level AaeonSetOutputLevel DOutput6LDN DOutput6Reg DOutput6Bit DOutput6Val ...

Page 106: ...olean AaeonReadPinStatus byte LDN byte Register byte BitNum Boolean PinStatus PinStatus SIOBitRead LDN Register BitNum Return PinStatus VOID AaeonSetOutputLevel byte LDN byte Register byte BitNum byte Value ConfigToOutputMode LDN Register BitNum SIOBitSet LDN Register BitNum Value ...

Page 107: ... Register Offset 0x07 IOWriteByte SIOData LDN VOID SIOBitSet byte LDN byte Register byte BitNum byte Value Byte TmpValue SIOEnterMBPnPMode SIOSelectLDN byte LDN IOWriteByte SIOIndex Register TmpValue IOReadByte SIOData TmpValue 1 BitNum TmpValue Value BitNum IOWriteByte SIOData TmpValue SIOExitMBPnPMode VOID SIOByteSet byte LDN byte Register byte Value SIOEnterMBPnPMode SIOSelectLDN LDN IOWriteByt...

Page 108: ...Index Register TmpValue IOReadByte SIOData TmpValue 1 BitNum SIOExitMBPnPMode If TmpValue 0 Return 0 Return 1 VOID ConfigToOutputMode byte LDN byte Register byte BitNum Byte TmpValue OutputEnableReg OutputEnableReg Register 1 SIOEnterMBPnPMode SIOSelectLDN LDN IOWriteByte SIOIndex OutputEnableReg TmpValue IOReadByte SIOData TmpValue 1 BitNum IOWriteByte SIOData OutputEnableReg SIOExitMBPnPMode ...

Page 109: ...Fanless Embedded Box PC BOXER 6642 CML Appendix D Appendix D Glue Removal Procedure ...

Page 110: ...perform maintenance This section details the steps needed to remove the glue Before performing any kind of system maintenance ensure the system is shut down not in sleep or hibernate mode and the power cable has been removed Follow steps in Chapter 2 to access the components inside You will need the following items for this step Cotton or cotton swab Anti static tweezers An alcohol solution that i...

Page 111: ...per or bottle as shown above apply a few drops of alcohol to the glue Step 2 Allow the alcohol to soak for 10 seconds then use a cotton swab or cotton with anti static tweezers to evenly rub the alcohol over the glue Step 3 Let soak for 10 more seconds then use anti static tweezers to remove the glue ...

Page 112: ...Appendix D Glue Removal Procedure 98 Fanless Embedded Box PC BOXER 6642 CML If you encounter any issues or need support please contact your AAEON representative or visit our Support Page at AAEON com ...

Reviews: