ROG Rampage Formula
A-5
8254TEST
Test 8254
8259MSK1
Test 8259 interrupt mask bits for channel 1.
8259MSK2
Test 8259 interrupt mask bits for channel 2.
8259TEST
Test 8259 functionality.
COUNTMEM
Calculate total memory by testing the last double word of each 64K page.
MP INIT
1. Program MTRR of M1 CPU
2. Initialize ��2 cache for P6 class CPU & program CPU with proper
cacheable range.
3. Initialize the APIC for P6 class CPU.
4. On MP platform, adjust the cacheable range to smaller one in case the
cacheable ranges between each CPU are not identical.
USB INIT
Initialize USB
TEST MEM
Test all memory (clear all extended memory to 0)
SHOW MP
Display number of processors (multi-processor platform)
PNP LOGO
Display PnP logo
ONBD IO
Initialize Onboard IO devices.
EN SETUP
Okay to enter Setup utility.
MSINSTAL
Initialize PS/2 Mouse
CHK ACPI
Prepare memory size information for function call: INT 15h ax=E820h
EN CACHE
Turn on L2 cache
SET CHIP
Program chipset registers according to items described in Setup & Auto-
configuration table.
AUTO CFG
Assign resources to devices.
INIT FDC
1. Initialize floppy controller
2. Set up floppy related fields in 40:hardware.
DET IDE
Detect & install all IDE devices: HDD, LS120, ZIP, CDROM.
COM/LPT
Detect serial ports & parallel ports.
DET FPU
Detect & install co-processor
CPU CHG
New CPU installed
EZ FLASH
Execute EZ Flash
CPR FAIL
CPR error
FAN FAIL
Fan error
UCODEERR
UCODE error
FLOPYERR
Floppy error
KB ERROR
Keyboard error
HD ERR
HDD error
CMOS ERR
CMOS error
MS ERROR
Mouse error
SMARTERR
HDD smart function error
HM ERROR
Hard monitor error
AINETERR
AI NET error
CASEOPEN
Case open
PASSWORD
Clear EPA or customization logo.
1. Call chipset power management hook.
2. Recover the text fond used by EPA logo (not for full screen logo)
3. If password is set, ask for password.
Summary of Contents for PCI/E-P54NP4
Page 1: ...Motherboard Rampage Formula ...
Page 14: ...xiv ...
Page 114: ...4 44 Chapter 4 BIOS setup ...