X20 system modules • Counter modules • X20DC1376
728
X20 system User's Manual 3.10
4.11.8.8.4.9 Error status of signal lines
The error states are latched when they occur and are maintained until acknowledged. The counter and time reg-
isters are not updated if there are pending or unacknowledged errors.
Status of signal lines
Name:
BW_Channel_A
BW_Channel_B
BW_Channel_R
This register displays the error states of the signal lines from the encoder. The error states are latched when they
occur and are maintained until acknowledged. The counter and time registers are not updated if there are pending
or unacknowledged errors.
Data type
Value
USINT
See bit structure.
Bit structure:
Bit
Name
Value
Information
0
No error in encoder signal A
0
BW_Channel_A
1
Open line, short circuit or voltage level too low
0
No error in encoder signal B
1
BW_Channel_B
1
Open line, short circuit or voltage level too low
0
No error in encoder signal R
2
BW_Channel_R
1
Open line, short circuit or voltage level too low
3 - 7
Reserved
0
Acknowledging error status of signal lines
Name:
BW_QuitChannel_A
BW_QuitChannel_B
BW_QuitChannel_R
This register can be used to acknowledge the latched error states of the signal lines from the encoder. However,
if there are still pending errors remaining, then the error status remains active. After acknowledging the errors, the
bits must also be reset or else any repetition of the error would be undetected.
Data type
Value
USINT
See bit structure.
Bit structure:
Bit
Name
Value
Information
0
No acknowledgment
0
BW_QuitChannel_A
1
Acknowledgment of error status - Encoder signal A
0
No acknowledgment
1
BW_QuitChannel_B
1
Acknowledgment of error status - Encoder signal B
0
No acknowledgment
2
BW_QuitChannel_R
1
Acknowledgment of error status - Encoder signal R
3 - 7
Reserved
0
Summary of Contents for X20 System
Page 2: ......
