CRD5378
20
DS639RD2
Amplifier, modulator and test DAC pin settings are controlled through the GPIO port.
2.3.1.1
Reset Options - BOOT, PLL
Immediately following the reset signal rising edge, the CS5378 digital filter latches the states of the
GPIO[4..6]:PLL[0..2] and GPIO7:BOOT pins. The reset states of the GPIO[4..6]:PLL[0..2] pins select the
master clock input frequency and type, while the reset state of the GPIO7:BOOT pin selects how the
CS5378 digital filter receives configuration data.
At reset, the CS5378 digital filter GPIO pins default as inputs with weak pull-up resistors enabled. There-
fore, if left floating, the GPIO state will read high upon reset.
The CRD5378 provides the option to connect the GPIO[4..6]:PLL[0..2] and GPIO7:BOOT pins to 10k
Ω
pull-down resistors (R15, R41, and R42) so they will read low at reset. Because the pin states are latched
only during reset, GPIO pins can be programmed and used normally after reset without affecting the PLL
and BOOT selections.
Detailed information about the PLL input clock and BOOT mode selections at reset can be found in the
CS5378 data sheet.
2.3.1.2
Configuration - SPI Port
On CRD5378, configuration of the digital filter is through the SPI port by the on-board 8051 microcontrol-
ler, which receives commands from the PC evaluation software via the USB interface. Evaluation software
commands can write/read digital filter registers, specify digital filter coefficients and start/stop digital filter
operation.
By default the BOOT signal is set low to indicate configuration information is written by the microcontroller.
2.3.1.3
Phase Locked Loop
To make synchronous analog measurements throughout a distributed system, a synchronous system
clock needs to be provided to each measurement node. For evaluation testing purposes, the CRD5378
can receive an external system clock by access through J1 and by non-population of R2, R3, R4, R60,
and R70. With this external clock, a synchronous local clock can be created using the CS5378 PLL. The
GPIO Signals
Description
GPIO[0]:MUX[0]
Amplifier input mux selection
GPIO[1..3]:MODE[0..2]
Test DAC mode selection
GPIO[4..6]:GAIN[0..2]
Amplifier gain / test DAC attenuation
GPIO[7]:MUX[1]
Amplifier input mux selection
Summary of Contents for CRD5378
Page 49: ...CRD5378 DS639RD2 49 5 LAYER PLOTS ...
Page 50: ...CRD5378 50 DS639RD2 ...
Page 51: ...CRD5378 DS639RD2 51 ...
Page 52: ...CRD5378 52 DS639RD2 ...
Page 53: ...CRD5378 DS639RD2 53 ...
Page 54: ...CRD5378 54 DS639RD2 ...
Page 55: ...CRD5378 DS639RD2 55 ...
Page 56: ...CRD5378 56 DS639RD2 ...
Page 57: ...CRD5378 DS639RD2 57 6 SCHEMATICS ...
Page 58: ...CRD5378 58 DS639RD2 ...
Page 59: ...CRD5378 DS639RD2 59 ...
Page 60: ...CRD5378 60 DS639RD2 ...
Page 61: ...CRD5378 DS639RD2 61 ...
Page 62: ...CRD5378 62 DS639RD2 ...
Page 63: ...CRD5378 DS639RD2 63 ...
Page 64: ...CRD5378 64 DS639RD2 ...