dimtel
dimtel
Appendix A: Address Map
9
Appendix A: Address Map
9.1
Registers
9.1.1
Overall Layout
The general register layout for the iGp-5120F reserves space below
0x100
for
FIR coefficients. This allows for a maximum of 128 coefficients in two sets.
Control and status registers are placed starting at
0x100
.
Address
Bits
Definition
0x000000
15:0
FIR coefficient 0, set 0
0x000001
15:0
FIR coefficient 0, set 1
0x000002
15:0
FIR coefficient 1, set 0
0x000003
15:0
FIR coefficient 1, set 1
0x000004
15:0
FIR coefficient 2, set 0
0x000005
15:0
FIR coefficient 2, set 1
0x000006
15:0
FIR coefficient 3, set 0
0x000007
15:0
FIR coefficient 3, set 1
0x000008
15:0
FIR coefficient 4, set 0
0x000009
15:0
FIR coefficient 4, set 1
0x00000a
15:0
FIR coefficient 5, set 0
0x00000b
15:0
FIR coefficient 5, set 1
0x00000c
15:0
FIR coefficient 6, set 0
0x00000d
15:0
FIR coefficient 6, set 1
0x00000e
15:0
FIR coefficient 7, set 0
0x00000f
15:0
FIR coefficient 7, set 1
0x000010
15:0
FIR coefficient 8, set 0
0x000011
15:0
FIR coefficient 8, set 1
0x000012
15:0
FIR coefficient 9, set 0
0x000013
15:0
FIR coefficient 9, set 1
0x000014
15:0
FIR coefficient 10, set 0
0x000015
15:0
FIR coefficient 10, set 1
0x000016
15:0
FIR coefficient 11, set 0
0x000017
15:0
FIR coefficient 11, set 1
Continued on next page
41 of 58