EDR-5000
IM02602007E
Name
Description
Logic.LE37.Reset Latch-I
State of the module input: Reset Signal for the Latching
Logic.LE38.Gate Out
Signal: Output of the logic gate
Logic.LE38.Timer Out
Signal: Timer Output
Logic.LE38.Out
Signal: Latched Output (Q)
Logic.LE38.Out inverted
Signal: Negated Latched Output (Q NOT)
Logic.LE38.Gate In1-I
State of the module input: Assignment of the Input Signal
Logic.LE38.Gate In2-I
State of the module input: Assignment of the Input Signal
Logic.LE38.Gate In3-I
State of the module input: Assignment of the Input Signal
Logic.LE38.Gate In4-I
State of the module input: Assignment of the Input Signal
Logic.LE38.Reset Latch-I
State of the module input: Reset Signal for the Latching
Logic.LE39.Gate Out
Signal: Output of the logic gate
Logic.LE39.Timer Out
Signal: Timer Output
Logic.LE39.Out
Signal: Latched Output (Q)
Logic.LE39.Out inverted
Signal: Negated Latched Output (Q NOT)
Logic.LE39.Gate In1-I
State of the module input: Assignment of the Input Signal
Logic.LE39.Gate In2-I
State of the module input: Assignment of the Input Signal
Logic.LE39.Gate In3-I
State of the module input: Assignment of the Input Signal
Logic.LE39.Gate In4-I
State of the module input: Assignment of the Input Signal
Logic.LE39.Reset Latch-I
State of the module input: Reset Signal for the Latching
Logic.LE40.Gate Out
Signal: Output of the logic gate
Logic.LE40.Timer Out
Signal: Timer Output
Logic.LE40.Out
Signal: Latched Output (Q)
Logic.LE40.Out inverted
Signal: Negated Latched Output (Q NOT)
Logic.LE40.Gate In1-I
State of the module input: Assignment of the Input Signal
Logic.LE40.Gate In2-I
State of the module input: Assignment of the Input Signal
Logic.LE40.Gate In3-I
State of the module input: Assignment of the Input Signal
Logic.LE40.Gate In4-I
State of the module input: Assignment of the Input Signal
Logic.LE40.Reset Latch-I
State of the module input: Reset Signal for the Latching
Logic.LE41.Gate Out
Signal: Output of the logic gate
Logic.LE41.Timer Out
Signal: Timer Output
Logic.LE41.Out
Signal: Latched Output (Q)
Logic.LE41.Out inverted
Signal: Negated Latched Output (Q NOT)
Logic.LE41.Gate In1-I
State of the module input: Assignment of the Input Signal
Logic.LE41.Gate In2-I
State of the module input: Assignment of the Input Signal
Logic.LE41.Gate In3-I
State of the module input: Assignment of the Input Signal
Logic.LE41.Gate In4-I
State of the module input: Assignment of the Input Signal
Logic.LE41.Reset Latch-I
State of the module input: Reset Signal for the Latching
www.eaton.com
1017
