EDR-5000
IM02602007E
Name
Description
Logic.LE78.Out inverted
Signal: Negated Latched Output (Q NOT)
Logic.LE79.Gate Out
Signal: Output of the logic gate
Logic.LE79.Timer Out
Signal: Timer Output
Logic.LE79.Out
Signal: Latched Output (Q)
Logic.LE79.Out inverted
Signal: Negated Latched Output (Q NOT)
Logic.LE80.Gate Out
Signal: Output of the logic gate
Logic.LE80.Timer Out
Signal: Timer Output
Logic.LE80.Out
Signal: Latched Output (Q)
Logic.LE80.Out inverted
Signal: Negated Latched Output (Q NOT)
www.eaton.com
663