EMR-5000
IM02602012E
Name
Description
Logic.LE58.Gate In1-I
State of the module input: Assignment of the Input Signal
Logic.LE58.Gate In2-I
State of the module input: Assignment of the Input Signal
Logic.LE58.Gate In3-I
State of the module input: Assignment of the Input Signal
Logic.LE58.Gate In4-I
State of the module input: Assignment of the Input Signal
Logic.LE58.Reset Latch-I
State of the module input: Reset Signal for the Latching
Logic.LE59.Gate Out
Signal: Output of the logic gate
Logic.LE59.Timer Out
Signal: Timer Output
Logic.LE59.Out
Signal: Latched Output (Q)
Logic.LE59.Out inverted
Signal: Negated Latched Output (Q NOT)
Logic.LE59.Gate In1-I
State of the module input: Assignment of the Input Signal
Logic.LE59.Gate In2-I
State of the module input: Assignment of the Input Signal
Logic.LE59.Gate In3-I
State of the module input: Assignment of the Input Signal
Logic.LE59.Gate In4-I
State of the module input: Assignment of the Input Signal
Logic.LE59.Reset Latch-I
State of the module input: Reset Signal for the Latching
Logic.LE60.Gate Out
Signal: Output of the logic gate
Logic.LE60.Timer Out
Signal: Timer Output
Logic.LE60.Out
Signal: Latched Output (Q)
Logic.LE60.Out inverted
Signal: Negated Latched Output (Q NOT)
Logic.LE60.Gate In1-I
State of the module input: Assignment of the Input Signal
Logic.LE60.Gate In2-I
State of the module input: Assignment of the Input Signal
Logic.LE60.Gate In3-I
State of the module input: Assignment of the Input Signal
Logic.LE60.Gate In4-I
State of the module input: Assignment of the Input Signal
Logic.LE60.Reset Latch-I
State of the module input: Reset Signal for the Latching
Logic.LE61.Gate Out
Signal: Output of the logic gate
Logic.LE61.Timer Out
Signal: Timer Output
Logic.LE61.Out
Signal: Latched Output (Q)
Logic.LE61.Out inverted
Signal: Negated Latched Output (Q NOT)
Logic.LE61.Gate In1-I
State of the module input: Assignment of the Input Signal
Logic.LE61.Gate In2-I
State of the module input: Assignment of the Input Signal
Logic.LE61.Gate In3-I
State of the module input: Assignment of the Input Signal
Logic.LE61.Gate In4-I
State of the module input: Assignment of the Input Signal
Logic.LE61.Reset Latch-I
State of the module input: Reset Signal for the Latching
Logic.LE62.Gate Out
Signal: Output of the logic gate
Logic.LE62.Timer Out
Signal: Timer Output
Logic.LE62.Out
Signal: Latched Output (Q)
Logic.LE62.Out inverted
Signal: Negated Latched Output (Q NOT)
Logic.LE62.Gate In1-I
State of the module input: Assignment of the Input Signal
www.eaton.com
1050
