FabIATech Corporation
25
Chipset Features Setup
This section describes the configuration of the board’s chipset features.
SDRAM CAS AUTO Latency Time
This field specifies the latency for the Synchronous DRAM system memory signals.
Available Options: 3T, 2T
Default setting: 3 T
SDRAM Clock Ration Div by
When 100 MHz external frequency runs the system, the system will run at 3 cycle
clocks. When 66 MHz runs the system, the system will run at 4 cycle clocks.
Selecting Auto, the system will be auto adaptive depending on the SDRAM clock
that is installed.
Available Options: 4T, 3T
Default setting: 3 T
8bit I/O Recovery Time
The recovery time is the length of time, measured in CPU clocks, which the system
will delay after achieving an input/output request. This delay takes place to wait
for the I/O to complete the request. This field specifies the recovery time for 8bit
I/O.
Available Options: Disabled, 1 –8 Sysclk
Summary of Contents for FX5401
Page 5: ...v ...
Page 8: ...FabIATech Corporation 3 Layout 18 30V 2 1 1 2 18 30V 1 1 2 2 ...
Page 11: ...FabIATech Corporation 6 ...
Page 19: ...FabIATech Corporation 14 ...
Page 41: ...FabIATech Corporation 36 ...
Page 51: ...FabIATech Corporation 46 ...
Page 52: ...FabIATech Corporation 47 Appendix Dimension 200 44 2 130 70 26 48 70 8 17 R4 5 R2 3 6 ...