background image

Summary of Contents for Fisher SLIM-1800

Page 1: ......

Page 2: ......

Page 3: ......

Page 4: ......

Page 5: ...ADJUSTMENT LOCATIONS 5 MAIN PCB L3 L3 CT2 T2 T3 ...

Page 6: ...LA1823 FM AM IF AM RF FM RF POWER AMP BA5417 POWER SUPPLY TUNER BLOCK DIAGRAM CD MECH SANYO DA11B3N CD LC72131 LA9240 LC78622NE LCD DISPLAY KEY BOARD 6 EQ LC75342 ...

Page 7: ...LA1823 FM AM IF AM RF FM RF POWER AMP BA5417 POWER SUPPLY TUNER BLOCK DIAGRAM CD MECH SANYO DA11B3N CD LC72131 LA9240 LC78622NE LCD DISPLAY KEY BOARD 6 EQ LC75342 ...

Page 8: ...N303 CN302 CN404 CN402 CN403 CN301 CN401 CNP901 CNP902 CN902 CN903 CN901 CNP401 L OUT L IN R OUT R IN CNP403 CNP402 CD DECK LEAF SWITCH WIRING DIAGRAM 7 MAIN PCB KEY PCB DISPLAY PCB CNP903 FM ANTENNA 75 ...

Page 9: ... OUT FM ST GND2 FM R V FM OSC MUTE DECODER PHASE COMP PILOT DET FM DET FF FF FF VCO ST SW TRIG FM MIX AM R AM MIX AM OSC REG AM Ant OSC BUFFER V GND1 IF BUFFER SD ST FM S METER AM DET AGC FM IF AM IF AM FM Mute IF Buff ST 10 7MHz V 450KHz CC2 F F CC1 1 2 3 4 5 6 7 8 9 10 11 12 AM OSC Buff CC 24 23 22 21 20 19 18 17 16 15 14 13 LA1823 IC BLOCK DIAGRAMS 8 ...

Page 10: ...8 VIN3 17 CD 16 RES 15 REG IN REG OUT V IN 2 V 2 Vo4 Vo3 GND GND GND Vo3 Vo1 V 1 VIN1 Mute Vcc Level shift BTL AMP 4 4 VCC BTL AMP 3 Level shift BTL AMP 1 1 BTL AMP Level shift Level shift Level shift 3 2 2 Regulator RESET 1 2 3 4 5 6 7 8 9 10 11 12 13 14 11K 11K 11K 11K G G G G LA6541D 9 ...

Page 11: ...evel control VCO clock os cillator Clock control Synchronizaion dejection EFM demodulation t CLV digital servo Subcode separation OCRC Microprocessor interlace Servo command General purpose ports Crystal oscillator system Timing generation L P F 1 bit DAC 8 x oversamping digital fillors Digital attenuator Digital output interpolation and muting Billingual RAM address generator 2k k 8 bit RAM C1 an...

Page 12: ...E DIVIDER SWALLOW COUNTER 1 16 1 17 4bits 12bits PROGRAMMABLE DIVIDER DATA SHIFT REGISTER LATCH POWER ON RESET CCB I F 1 2 LC72131 72131M VDD Ko 0 Ko 7 OSC1 OSC2 Oscillator Divider Decoder Output circuit Key output timing signal generator VDD TEST VSS VDD OUT Fosc 12 LC7461M KI 0 Key entry circuit Key data register Custom code register KI 3 CO C5 11 ...

Page 13: ...pF LTRE 3 7K 0 1 F LIN 1 F LSELO RBASS2 RBASS1 0 1 F 3 7K 0 1 F ROUT 2700pF RTRE RIN 1 F RSELO 2 2 F PA VSS TEST CE D1 CL Micro controller VDD Vref NC 2 2 F PA LVref RVref CCB interface Control circuit Logic circuit Control circuit 1 F L4 1 F L3 1 F L2 1 F L1 NC NC R1 R2 R3 R4 1 F 1 F 1 F 1 F LC75342 75342M 12 ...

Page 14: ......

Page 15: ......

Page 16: ......

Page 17: ......

Page 18: ......

Page 19: ......

Page 20: ......

Page 21: ......

Page 22: ......

Page 23: ......

Page 24: ......

Page 25: ......

Page 26: ......

Page 27: ......

Page 28: ......

Page 29: ......

Page 30: ......

Reviews: