Chapter 10 XGATE (S12XGATEV3)
MC9S12XE-Family Reference Manual , Rev. 1.19
364
Freescale Semiconductor
Read: Anytime
Write: Anytime
63
62
61
60
59
58
57
56
55
54
53
52
51
50
49
48
R
XGIF_3F XGIF_3E XGIF_3D XGIF_3C XGIF_3B XGIF_3A XGIF_39
XGIF_38
XGF _37
XGIF_36
XGIF_35
XGIF_34
XGIF_33
XGIF_32
XGIF_31
XGIF_30
W
Reset
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
47
46
45
44
43
42
41
40
39
38
37
36
35
34
33
32
R
XGIF_2F XGIF_2E XGIF_2D XGIF_2C XGIF_2B XGIF_2A XGIF_29
XGIF_28
XGF _27
XGIF_26
XGIF_25
XGIF_24
XGIF_23
XGIF_22
XGIF_21
XGIF_20
W
Reset
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
31
30
29
28
27
26
25
24
23
22
21
20
19
18
17
16
R
XGIF_1F XGIF_1E XGIF_1D XGIF_1C XGIF_1B XGIF_1A XGIF_19
XGIF_18
XGF _17
XGIF_16
XGIF_15
XGIF_14
XGIF_13
XGIF_12
XGIF_11
XGIF_10
W
Reset
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
15
14
13
12
11
10
9
8
7
6
5
4
3
2
1
0
R
XGIF_0F XGIF_0E XGIF_0D
0
0
0
0
0
0
0
0
0
0
0
0
0
W
Reset
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
= Unimplemented or Reserved
Table 10-10. XGIV Field Descriptions
Field
Description
127–9
XGIF[78:9]
Channel Interrupt Flags
— These bits signal pending channel interrupts. They can only be set by the RISC
core (see SIF instruction
). Each flag can be cleared by writing a "1" to its bit location.
Unimplemented interrupt flags will always read "0". Section “Interrupts” of the
device overview
for a list of
implemented Interrupts.
Read:
0 Channel interrupt is not pending
1 Channel interrupt is pending if XGIE is set
Write:
0 No effect
1 Clears the interrupt flag
Figure 10-10. XGATE Channel Interrupt Flag Vector (XGIF) (continued)
Because
of
an
order
from
the
United
States
International
Trade
Commission,
BGA-packaged
product
lines
and
part
numbers
indicated
here
currently
are
not
available
from
Freescale
for
import
or
sale
in
the
United
States
prior
to
September
2010:
S12XE
products
in
208
MAPBGA
packages
