Chapter 5 External Bus Interface (S12XEBIV4)
MC9S12XE-Family Reference Manual , Rev. 1.19
258
Freescale Semiconductor
state operation (stretching) of the external bus access is done in emulation modes when accessing internal
memory or emulation memory addresses.
In both modes observation of the internal operation is supported through the external bus (internal
visibility).
5.5.2.1
Example 2a: Emulation Single-Chip Mode
This mode is used for emulation systems in which the target application is operating in normal single-chip
mode.
shows the PRU connection with the available external bus signals in an emulator application.
Figure 5-5. Application in Emulation Single-Chip Mode
The timing diagram for this operation is shown in:
•
Figure ‘Example 2a: Emulation Single-Chip Mode — Read Followed by Write’
The associated timing numbers are given in:
•
Table ‘Example 2a: Emulation Single-Chip Mode Timing (EWAIT disabled)’
Timing considerations:
•
Signals muxed with address lines ADDRx, i.e., IVDx, IQSTATx and ACCx, have the same timing.
•
LSTRB has the same timing as RW.
S12X_EBI
ADDR[22:0]/IVD[15:0]
DATA[15:0]
ECLK
ECLKX2
LSTRB
RW
ADDR[22:20]/ACC[2:0]
ADDR[19:16]/
PRR
Ports
PRU
IQSTAT[3:0]
EMULMEM
Emulator
Because
of
an
order
from
the
United
States
International
Trade
Commission,
BGA-packaged
product
lines
and
part
numbers
indicated
here
currently
are
not
available
from
Freescale
for
import
or
sale
in
the
United
States
prior
to
September
2010:
S12XE
products
in
208
MAPBGA
packages
