Device User Guide — 9S12DT128DGV2/D V02.16
99
Freescale Semiconductor
A.1.5 Absolute Maximum Ratings
Absolute maximum ratings are stress ratings only. A functional operation under or outside those maxima
is not guaranteed. Stress beyond those limits may affect the reliability or cause permanent damage of the
device.
This device contains circuitry protecting against damage due to high static voltage or electrical fields;
however, it is advised that normal precautions be taken to avoid application of any voltages higher than
maximum-rated voltages to this high-impedance circuit. Reliability of operation is enhanced if unused
inputs are tied to an appropriate logic voltage level (e.g., either V
SS5
or V
DD5
).
A.1.6 ESD Protection and Latch-up Immunity
All ESD testing is in conformity with CDF-AEC-Q100 Stress test qualification for Automotive Grade
Integrated Circuits. During the device qualification ESD stresses were performed for the Human Body
Model (HBM), the Machine Model (MM) and the Charge Device Model.
Table A-1 Absolute Maximum Ratings
1
NOTES
:
1. Beyond absolute maximum ratings device might be damaged.
Num
Rating
Symbol
Min
Max
Unit
1
I/O, Regulator and Analog Supply Voltage
V
DD5
-0.3
6.0
V
2
Digital Logic Supply Voltage
2
2. The device contains an internal voltage regulator to generate the logic and PLL supply out of the I/O supply.
The absolute maximum ratings apply when the device is powered from an external source.
V
DD
-0.3
3.0
V
3
PLL Supply Voltage
V
DDPLL
-0.3
3.0
V
4
Voltage difference VDDX to VDDR and VDDA
∆
VDDX
-0.3
0.3
V
5
Voltage difference VSSX to VSSR and VSSA
∆
VSSX
-0.3
0.3
V
6
Digital I/O Input Voltage
V
IN
-0.3
6.0
V
7
Analog Reference
V
RH,
V
RL
-0.3
6.0
V
8
XFC, EXTAL, XTAL inputs
V
ILV
-0.3
3.0
V
9
TEST input
V
TEST
-0.3
10.0
V
10
Instantaneous Maximum Current
Single pin limit for all digital I/O pins
3
3. All digital I/O pins are internally clamped to V
SSX
and V
DDX
, V
SSR
and V
DDR
or V
SSA
and V
DDA
.
I
D
-25
+25
mA
11
Instantaneous Maximum Current
Single pin limit for XFC, EXTAL, XTAL
4
4. Those pins are internally clamped to V
SSPLL
and V
DDPLL
.
I
DL
-25
+25
mA
12
Instantaneous Maximum Current
Single pin limit for TEST
5
5. This pin is clamped low to V
SSX
, but not clamped high. This pin must be tied low in applications.
I
DT
-0.25
0
mA
13
Storage Temperature Range
T
stg
– 65
155
°
C
Summary of Contents for MC9S12A128
Page 6: ...Device User Guide 9S12DT128DGV2 D V02 16 6 Freescale Semiconductor...
Page 18: ...Device User Guide 9S12DT128DGV2 D V02 16 18 Freescale Semiconductor...
Page 24: ...Device User Guide 9S12DT128DGV2 D V02 16 24 Freescale Semiconductor...
Page 56: ...Device User Guide 9S12DT128DGV2 D V02 16 56 Freescale Semiconductor...
Page 76: ...Device User Guide 9S12DT128DGV2 D V02 16 76 Freescale Semiconductor...
Page 80: ...Device User Guide 9S12DT128DGV2 D V02 16 80 Freescale Semiconductor...
Page 84: ...Device User Guide 9S12DT128DGV2 D V02 16 84 Freescale Semiconductor...
Page 95: ...Device User Guide 9S12DT128DGV2 D V02 16 95 Freescale Semiconductor...
Page 96: ...Device User Guide 9S12DT128DGV2 D V02 16 96 Freescale Semiconductor...
Page 116: ...Device User Guide 9S12DT128DGV2 D V02 16 116 Freescale Semiconductor...
Page 118: ...Device User Guide 9S12DT128DGV2 D V02 16 118 Freescale Semiconductor...
Page 126: ...Device User Guide 9S12DT128DGV2 D V02 16 126 Freescale Semiconductor...
Page 128: ...Device User Guide 9S12DT128DGV2 D V02 16 128 Freescale Semiconductor...
Page 140: ...Device User Guide 9S12DT128DGV2 D V02 16 140 Freescale Semiconductor...
Page 141: ...Device User Guide 9S12DT128DGV2 D V02 16 141 Freescale Semiconductor User Guide End Sheet...
