MCF52110 ColdFire® Integrated Microcontroller Reference Manual, Rev. 1
Freescale Semiconductor
16-1
Preliminary
Chapter 16
DMA Controller Module
16.1
Introduction
This chapter describes the direct memory access (DMA) controller module. It provides an overview of the
module and describes in detail its signals and registers. The latter sections of this chapter describe
operations, features, and supported data transfer modes in detail.
NOTE
The designation
n
is used throughout this section to refer to registers or
signals associated with one of the four identical DMA channels: DMA0,
DMA1, DMA2, or DMA3.
16.1.1
Overview
The DMA controller module enables fast transfers of data, providing an efficient way to move blocks of
data with minimal processor interaction. The DMA module, shown in
, has four channels that
allow byte, word, longword, or 16-byte burst data transfers. Each channel has a dedicated source address
register (SAR
n
), destination address register (DAR
n
), byte count register (BCR
n
), control register
(DCR
n
), and status register (DSR
n
). Transfers are dual address to on-chip devices, such as UART and
GPIOs.
