MPC5553/MPC5554 Microcontroller Reference Manual, Rev. 5
Freescale Semiconductor
13-25
13.4.1.9
FBIU Per-Master Prefetch Triggering
Prefetch triggering can be controlled for individual bus masters. System bus accesses indicate the
requesting master.
13.4.1.10 FBIU Buffer Invalidation
The line read buffers can be invalidated under hardware and software control. Buffers are automatically
invalidated whenever the buffers are turned on or off, or at the beginning of a program or erase operation.
NOTE
Disable prefetching before invalidating the buffers. This includes starting a
program or erase operation, or turning on and off the buffers.
13.4.1.11 Flash Wait-State Emulation
Emulation of other memory array timings are supported by the FBIU. This functionality can be useful to
maintain the access timing for blocks of memory which were used to overlay flash blocks for the purpose
of system calibration or tuning during code development.
The FBIU will insert additional primary wait states according to user-programmable values for primary
wait states. When these inputs are non-zero, additional cycles are added to system bus transfers. Normal
system bus termination will be extended. In addition, no line read buffer prefetches will be initiated, and
buffer hits will be ignored.
13.4.2
Flash Memory Array: User Mode
In user (normal) operating mode the flash module can be read, written (register writes and interlock
writes), programmed, or erased. The following subsections define all actions that can be performed in
normal operating mode. The registers mentioned in these sections are detailed in
13.4.2.1
Flash Read and Write
The default state of the flash module is read. The main and shadow address space can be read only in the
read state. The module configuration register (FLASH_MCR) is always available for read. The flash
module enters the read state on reset. The flash module is in the read state under four sets of conditions:
•
The read state is active when FLASH_MCR[STOP] = 0 (User mode read).
•
The read state is active when FLASH_MCR[PGM] = 1 and/or FLASH_MCR[ERS] = 1 and high
voltage operation is ongoing (Read while write).
NOTE
Reads done to the partitions being operated on (either erased or
programmed) will result in an error and the FLASH_MCR[RWE] bit will be
set.
•
The read state is active when FLASH_MCR[PGM] = 1 and FLASH_MCR[PSUS] = 1 in the MCR.
(Program suspend).
•
The read state is active when FLASH_MCR[ERS] = 1 and FLASH_MCR[ESUS] = 1 and
FLASH_MCR[PGM] = 0 in the MCR. (Erase suspend).
Summary of Contents for MPC5553
Page 5: ...MPC5553 MPC5554 Microcontroller Reference Manual Rev 5 2 Freescale Semiconductor...
Page 21: ...MPC5553 MPC5554 Microcontroller Reference Manual Rev 5 xvi Freescale Semiconductor...
Page 47: ...MPC5553 MPC5554 Microcontroller Reference Manual Rev 5 1 26 Freescale Semiconductor...
Page 163: ...MPC5553 MPC5554 Microcontroller Reference Manual Rev 5 4 20 Freescale Semiconductor...
Page 179: ...MPC5553 MPC5554 Microcontroller Reference Manual Rev 5 5 16 Freescale Semiconductor...
Page 561: ...MPC5553 MPC5554 Microcontroller Reference Manual Rev 5 13 38 Freescale Semiconductor...
Page 615: ...MPC5553 MPC5554 Microcontroller Reference Manual Rev 5 14 54 Freescale Semiconductor...
Page 707: ...MPC5553 MPC5554 Microcontroller Reference Manual Rev 5 17 68 Freescale Semiconductor...
Page 755: ...MPC5553 MPC5554 Microcontroller Reference Manual Rev 5 18 48 Freescale Semiconductor...
Page 873: ...MPC5553 MPC5554 Microcontroller Reference Manual Rev 5 19 118 Freescale Semiconductor...
Page 984: ...MPC5553 MPC5554 Microcontroller Reference Manual Rev 5 Freescale Semiconductor 21 41...
Page 985: ...MPC5553 MPC5554 Microcontroller Reference Manual Rev 5 21 42 Freescale Semiconductor...
Page 1019: ...MPC5553 MPC5554 Microcontroller Reference Manual Rev 5 22 34 Freescale Semiconductor...
Page 1129: ...MPC5553 MPC5554 Microcontroller Reference Manual Rev 5 25 90 Freescale Semiconductor...
