Modular Input/Output Subsystem (MIOS14)
MPC561/MPC563 Reference Manual, Rev. 1.2
Freescale Semiconductor
17-63
17.11.8.2 MPIOSM Data Direction Register (MPIOSMDDR)
17.12 MIOS14 Interrupts
This section describes the interrupt functions of the MIOS14 and its submodules and how these interrupts
are passed to the CPU via the peripheral bus. Interrupt requests from the MIOS14 are treated as exceptions
by the CPU and are dealt with by the CPU’s exception processing routines. For a more detailed description
of exception processing in the relevant microprocessors, please refer
Chapter 3, “Central Processing Unit
and to the
RCPU Reference Manual
.
17.12.1 MIOS14 Interrupt Structure
The MIOS14 and its submodules are capable of generating interrupts on different levels to be transmitted
to the CPU via the peripheral bus. Inside the MIOS14, all the information required for requesting and
servicing the interrupts are treated in two different sections:
•
The interrupt request submodules (MIRSM)
•
The interrupt control section (ICS) of the MBISM
The MIRSM gathers in service request flags from each group of up to 16 submodules and transfers those
requests to the MIOS14 interrupt control section (ICS).
shows a block diagram of the whole
interrupt architecture.
Table 17-33. MPIOSMDR Bit Descriptions
Bits
Name
Description
15:0
DATA15–
DATA0
These bits are read/write data bits that define the value to be driven to the pad in output mode,
for each implemented I/O signal of the MPIOSM. The Msb is 15, Lsb is 0.
MSB
0
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
Field DDR
15
DDR
14
DDR
13
DDR
12
DDR
11
DDR
10
DDR
9
DDR
8
DDR
7
DDR
6
DDR
5
DDR
4
DDR
3
DDR
2
DDR
1
DDR
0
SRESET
0000_0000_0000_0000
Addr
0x30 6100
Figure 17-33. MPIOSM Data Direction Register
(MPIOSMDDR)
Table 17-34. MPIOSMDDR Bit Descriptions
Bits
Name
Description
0:15
DDR15–
DDR0
These bits are read/write data bits that define the data direction status for each implemented I/O
signal of the MPIOSM
0 = corresponding signal is input.
1 = corresponding signal is output.
Summary of Contents for MPC561
Page 84: ...MPC561 MPC563 Reference Manual Rev 1 2 lxxxiv Freescale Semiconductor...
Page 144: ...Signal Descriptions MPC561 MPC563 Reference Manual Rev 1 2 2 46 Freescale Semiconductor...
Page 206: ...Central Processing Unit MPC561 MPC563 Reference Manual Rev 1 2 3 62 Freescale Semiconductor...
Page 302: ...Reset MPC561 MPC563 Reference Manual Rev 1 2 7 14 Freescale Semiconductor...
Page 854: ...Time Processor Unit 3 MPC561 MPC563 Reference Manual Rev 1 2 19 24 Freescale Semiconductor...
Page 968: ...Development Support MPC561 MPC563 Reference Manual Rev 1 2 23 54 Freescale Semiconductor...
Page 1144: ...Internal Memory Map MPC561 MPC563 Reference Manual Rev 1 2 B 34 Freescale Semiconductor...
Page 1212: ...TPU3 ROM Functions MPC561 MPC563 Reference Manual Rev 1 2 D 60 Freescale Semiconductor...
Page 1216: ...Memory Access Timing MPC561 MPC563 Reference Manual Rev 1 2 E 4 Freescale Semiconductor...
