External Bus Interface (EBI)
Freescale Semiconductor
30-17
PXR40 Microcontroller Reference Manual, Rev. 1
30.4.1.2
32-Bit Data Bus (16-bit Data Bus Mode also supported)
The entire 32-bit data bus is available (through muxing) for external memory accesses. There is also a
16-bit Data Bus Mode available via the DBM bit in EBI_MCR. See
Section 30.1.4.5, 16-Bit Data Bus
30.4.1.3
Multiplexed Address on Data Pins (internal master only)
When this mode is enabled, the address shows up on the data pins during the address phase of the cycle.
This mode can be enabled separately for non-chip-select accesses and per chip-select access. See
Section 30.1.4.6, Multiplexed Address on Data Bus Mode
.
30.4.1.4
Memory Controller with Support for Various Memory Types
The EBI contains a memory controller that supports a variety of memory types, including synchronous
burst mode flash and SRAM, and asynchronous/legacy flash and SRAM with a compatible interface.
Each CS bank is configured via its own pair of Base and Option Registers. Each time an internal to external
bus cycle access is requested, the internal address is compared with the base address of each valid Base
Register (with 17 bits having mask). See
. If a match is found, the attributes defined for this
bank in its BR and OR are used to control the memory access. If a match is found in more than one bank,
the lowest bank matched handles the memory access (e.g., bank 0 is selected over bank 1).
A match on a valid calibration chip-select register overrides a match on any non-calibration chip-select
register, with CAL_CS0 having the highest priority. Thus the full priority of the chip-selects is:
CAL_CS0,...,CAL_CS3,CS0,...,CS3
Figure 30-7. Bank Base Address & Match Structure
When a match is found on one of the chip-select banks, all its attributes (from the appropriate Base and
Option Registers) are selected for the functional operation of the external memory access, such as:
BA
[0]
Comp
BA
[1]
Comp
BA
[2]
Comp
BA
[3]
Comp
BA
[4]
Comp
• • •
BA
[15]
Comp
BA
[16]
Comp
AM
[0]
AM
[1]
AM
[2]
AM
[3]
AM
[4]
AM
[5]
• • •
AM
[6]
AM
[16]
• • •
A[0:16]
AM[0:16]
Match
Address Mask
Base Address
• • •
Summary of Contents for PXR4030
Page 1: ...PXR40 Microcontroller Reference Manual Devices Supported PXR4030 PXR4040 PXR40RM Rev 1 06 2011...
Page 30: ...PXR40 Microcontroller Reference Manual Rev 1 Freescale Semiconductor xxx...
Page 40: ...PXR40 Microcontroller Reference Manual Rev 1 xl Freescale Semiconductor...
Page 66: ...Memory Map PXR40 Microcontroller Reference Manual Rev 1 2 4 Freescale Semiconductor...
Page 120: ...Signal Descriptions 3 54 Freescale Semiconductor PXR40 Microcontroller Reference Manual Rev 1...
Page 860: ...FlexCAN Module 24 50 Freescale Semiconductor PXR40 Microcontroller Reference Manual Rev 1...
Page 1167: ...Decimation Filter Freescale Semiconductor 28 53 PXR40 Microcontroller Reference Manual Rev 1...
Page 1168: ...Decimation Filter 28 54 Freescale Semiconductor PXR40 Microcontroller Reference Manual Rev 1...
