Deserial Serial Peripheral Interface (DSPI)
25-16
Freescale Semiconductor
PXR40 Microcontroller Reference Manual, Rev. 1
16–19
CSSCK
PCS to SCK Delay Scaler. The CSSCK field selects the scaler value for the PCS to SCK delay. This
field is only used in Master Mode. The PCS to SCK Delay is the delay between the assertion of PCS
and the first edge of the SCK.
list the scaler values.The PCS to SCK Delay is a multiple
of the system clock period and it is computed according to the following equation:
Eqn. 25-1
See
Section 25.4.6.2, PCS to SCK Delay (tCSC)
, for more details.
20–23
ASC
After SCK Delay Scaler. The ASC field selects the scaler value for the After SCK Delay. This field is
only used in Master Mode. The After SCK Delay is the delay between the last edge of SCK and the
negation of PCS.
list the scaler values.The After SCK Delay is a multiple of the system
clock period, and it is computed according to the following equation:
Eqn. 25-2
See
Section 25.4.6.3, After SCK Delay (tASC)
, for more details.
24–27
DT
Delay after Transfer Scaler. The DT field selects the Delay after Transfer Scaler. This field is only used
in Master Mode. The Delay after Transfer is the time between the negation of the PCS signal at the
end of a frame and the assertion of PCS at the beginning of the next frame.
lists the scaler
values. In the Continuous Serial Communications Clock operation the DT value is fixed to one TSCK,
except when the TSBC bit from DSPI_DSICR register is enabling the TSB configuration. See detailed
information on
Section 25.4.9, Timed Serial Bus (TSB)
. The Delay after Transfer is a multiple of the
system clock period and it is computed according to the following equation:
Eqn. 25-3
See
Section 25.4.6.4, Delay after Transfer (tDT)
, for more details.
28–31
BR
Baud Rate Scaler. The BR field selects the scaler value for the baud rate. This field is only used in
Master Mode. The prescaled system clock is divided by the Baud Rate Scaler to generate the
frequency of the SCK.
lists the Baud Rate Scaler values.The baud rate is computed
according to the following equation:
Eqn. 25-4
See
Section 25.4.6.1, Baud Rate Generator
, for more details.
Table 25-8. DSPI SCK Duty Cycle
DBR
CPHA
PBR
SCK Duty Cycle
0
any
any
50/50
1
0
00
50/50
1
0
01
33/66
1
0
10
40/60
1
0
11
43/57
Table 25-7. DSPI_CTARn Field Descriptions (continued)
Field
Descriptions
t
CSC
1
f
periph
---------------
PCSSCK
CSSCK
=
t
ASC
1
f
periph
---------------
PASC
ASC
=
t
DT
1
f
periph
---------------
PDT
DT
=
SCK baud rate
f
periph
PBR
---------------
1
DBR
+
BR
---------------------
=
Summary of Contents for PXR4030
Page 1: ...PXR40 Microcontroller Reference Manual Devices Supported PXR4030 PXR4040 PXR40RM Rev 1 06 2011...
Page 30: ...PXR40 Microcontroller Reference Manual Rev 1 Freescale Semiconductor xxx...
Page 40: ...PXR40 Microcontroller Reference Manual Rev 1 xl Freescale Semiconductor...
Page 66: ...Memory Map PXR40 Microcontroller Reference Manual Rev 1 2 4 Freescale Semiconductor...
Page 120: ...Signal Descriptions 3 54 Freescale Semiconductor PXR40 Microcontroller Reference Manual Rev 1...
Page 860: ...FlexCAN Module 24 50 Freescale Semiconductor PXR40 Microcontroller Reference Manual Rev 1...
Page 1167: ...Decimation Filter Freescale Semiconductor 28 53 PXR40 Microcontroller Reference Manual Rev 1...
Page 1168: ...Decimation Filter 28 54 Freescale Semiconductor PXR40 Microcontroller Reference Manual Rev 1...
