![background image](http://html.mh-extra.com/html/fujitsu/mb90480-series/mb90480-series_hardware-manual_119685682.webp)
660
PWCR
PWC data buffer register (PWCR0 to PWCR 2)
PWCSR
PWC control/status register
(PWCSR0 to PWCSR2)
.......................... 520
Q
QFP-100
Package dimensions (QFP-100)
.................................. 8
Pin assignment diagram (QFP-100)
............................. 9
R
RCR
Reload/compare register (ch0/ch1) (RCR0/1)
RDR
Port input resistor registers (RDR0,RDR1)
Read
Setting the flash memory to the read/reset state
Ready
................................................... 171
Register
16-bit reload register (TMRLR)
.............................. 302
16-bit timer register (TMR)
................................... 301
16-bit timer register
(TMR)/16-bit reload register (TMRLR)
Accessing low-power consumption mode control
register
................................................ 130
Address register (IADR)
....................................... 570
Analog input enable register (ADER)
Automatic ready function selection register
(ARSR)
............................................... 162
Bus control register (IBCR)
................................... 562
Bus control signal selection register (EPCR)
Bus status register (IBSR)
..................................... 560
Chip selection active level register (CALR)
Chip selection area MASK register (CMRx)
Chip selection area register (CARx)
Chip selection control register (CSCR)
Clock control register (ICCR)
................................ 568
Communication prescaler control register
............................................... 419
Communication prescaler control register0/1
................................... 395
Compare clear register (CPCLR)
............................ 224
Condition code register (CCR)
................................. 33
Configuration of clock selection register
(CKSCR)
............................................. 112
Configuration of interrupt control register
(ICR00 to ICR15)
.................................... 50
Configuration of PLL output selection register
(PLLOS)
.............................................. 115
Configuration of watch timer control register
(WTC)
................................................. 212
Control status register 1 (ADCS1)
........................... 360
Control status register 2 (ADCS2)
........................... 363
Counter control register (ch0) upper (CCRH0)
Counter control register (ch0/ch1) lower
........................................... 269
Counter control register (ch1) upper (CCRH1)
Counter status register 0/1 (CSR0/1)
Data register (IDAR)
........................................... 571
Data registers (ADCR2 and ADCR1)
Dedicated registers
................................................ 29
Direct page register (DPR)<Initial value: 01H>
Divide ratio control register (DIVR0 to DIVR2)
DMA control status register (DMACS)
EI
2
OS Status Register (ISCS)
.................................. 83
External address output control register (HACR)
Flash memory control status register
(FMCS)
....................................... 478, 480
Function of each bit in interrupt control register (ICR00 to
.................................................. 51
General-purpose register
........................................ 30
General-purpose register (register bank)
I/O register address pointer (IOA)
Input capture control status register (ICS01)
Input capture data register (IPCP0,IPCP1)
Interrupt control register (ICR00 to ICR15)
function
................................................. 50
Interrupt factors,interrupt vector,and interrupt control
.................................................. 47
Interrupt level mask register (ILM)
........................... 34
Interrupt/DTP enable register (ENIR: Enable interrupt
request register)
.................................... 344
Interrupt/DTP source register (EIRR: External interrupt
request register)
..................................... 345
List of 8/16-bit PPG timer registers
List of 8/16-bit up/down counter/timer registers
List of free-running timer registers
.......................... 224
List of I
2
C interface registers
................................. 559
List of input capture registers
................................ 233
List of interrupt control registers
.............................. 49
List of
μ
........................................ 67
List of output compare registers
............................. 229
List of PWC timer registers
................................... 519
List of registers
.......................................... 161, 296
List of Registers and Initial Values of Address Match
Detection Function
................................. 460
List of registers for 8/10-bit A/D converter
List of registers for DTP/external interrupt unit
List of registers used for the chip selection
facility
................................................ 449
List of UART registers
......................................... 411
Low-power consumption mode control register
(LPMCR)
............................................ 128
μ
PG control/status register (PGCSR)
Notes on Accessing the Low-Power Consumption Mode
Control Register (LPMCR) to Enter the Standby
Mode
.................................................. 150
Notes on using the bus control register (IBCR)
Output compare control register (OCS01/23/45)
Output compare register (OCCP0 to 5)
Port direction registers (DDR0 to DDRA)
Port input resistor registers (RDR0,RDR1)
Port output pin registers (ODR7,ODR4)
Port registers (PDR0 to PDRA)
.............................. 180
PPG0 to PPG5 output control registers
.......................... 328
PPG0/2/4 operation mode control register
Summary of Contents for MB90480 Series
Page 2: ......
Page 4: ......
Page 10: ...vi ...
Page 128: ...106 CHAPTER 4 RESET ...
Page 174: ...152 CHAPTER 6 LOW POWER CONSUMPTION MODE ...
Page 198: ...176 CHAPTER 7 MODE SETTING ...
Page 220: ...198 CHAPTER 9 TIMEBASE TIMER ...
Page 238: ...216 CHAPTER 11 WATCH TIMER ...
Page 280: ...258 CHAPTER 12 16 BIT INPUT OUTPUT TIMER ...
Page 406: ...384 CHAPTER 17 8 10 BIT A D CONVERTER ...
Page 478: ...456 CHAPTER 20 CHIP SELECTION FACILITY ...
Page 494: ...472 CHAPTER 21 ADDRESS MATCH DETECTION FUNCTION ...
Page 498: ...476 CHAPTER 22 ROM MIRROR FUNCTION SELECTION MODULE ...
Page 526: ...504 CHAPTER 23 2M 3M BIT FLASH MEMORY ...
Page 536: ...514 CHAPTER 24 EXAMPLES OF MB90F481B MB90F482B MB90F488B MB90F489B SERIAL PROGRAMMING ...
Page 570: ...548 CHAPTER 25 PWC TIMER ONLY MB90485 SERIES ...
Page 688: ......