User Manual
GD32107C-EVAL
9
/
15
4.9
SPI-Serial Flash
Figure 9. Schematic diagram of SPI-Serial Flash function
CS
1
SO
2
WP
3
GND
4
SI
5
SCLK
6
HOLD
7
VCC
8
U5
GD25Q40
+3V3
GND
SPI1_SCK
SPI1_MOSI
SPI1_MISO
SPIFlash_CS
SPI Flash
PE3
SPI1_MISO
SPI1_SCK
SPI1_MOSI
SPIFlash_CS
R21
10K
Ω
+3V3
C32
50V/0.1uF
GND
PA5
PA6
PA7
1
2
3
JP12
HEADER 3
Short JP12(1,2) for DAC function
1
2
3
JP13
HEADER 3
RMII_CRS_DV
DAC_OUT2
Short JP12(2,3) for SPI1 function
Short JP13(1,2) for Ethernet function
Short JP12(2,3) for SPI1 function
4.10 USB
Figure 10.Schematic diagram of USB function
GND
R54
10K
Ω
R55
470R
R58
22R
R59
22R
R57
0R
PD13
E10
16V/10uF,AVX
C48
50V/0.1uF
GND
PA11
PA12
1
2
3
Q1
S8550
R62
1M
Ω
C49
50V/4700pF
+5V
USB_VBUS
USB_DM
USB_DP
USB_ID
VBUS
1
DM
2
DP
3
ID
4
GND
5
Shield
6
USB
_
MiniAB receptacle
CN2
Mini_USB
+U5V
PA9
PA10
R56
0R
R60
0R
PA9,PA10 are AFIOs, please refer to USART schematic for right config