CONFIDENTIAL 7
페이지
2005-06-08
3. EXTERNAL INTERFACES
3.1 System connector
z
RF Input
A
z
GPIO[0..15] GPIO-lines
I/O
z
UART ports PORT0 and PORT1 UART ports I/O
z
XRESET External reset (active low)
I
z
Supply
voltage
S
z
V_ANTENNA External antenna bias
S
HPM103H-6