124
6 Tests and Error Messages
Order in Which POST Tests Are Performed
C4h
Initialize system error handling
C5h
PnPnd dual CMOS (optional)
C6h
Initialize notebook docking (optional)
C7h
Initialize notebook docking late
C8h
Force check (optional)
C9h
Extended checksum (optional)
D2h
Unknown Interupt
The following are for boot block in Flash ROM
E0h
Initialize the chipset
E1h
Initialize the bridge
E2h
Initialize the CPU
E3h
Initialize system timer
E4h
Initialize system I/O
E5h
Check force recovery boot
E6h
Checksum BIOS ROM
E7h
Go to BIOS
E8h
Set Huge Segment
E9h
Initialize Multi Processor
EAh
Initialize OEM special code
EBh
Initialize PIC and DMA
ECh
Initialize Memory type
EDh
Initialize Memory size
EEh
Shadow Boot Block
EFh
System memory test
F0h
Initialize interrupt vectors
Checkpoint
Code
Beeps
POST Routine Description