background image

--20--

L50A/L50AF Technical Service Manual

PIN FUNCTION DESCRIPTIONS (C

ontinued )

Pin Name

Function

ANALOG INTERFACE

REFOUT

Internal Reference Output

Output from the internal 1.25 V bandgap reference. This output is intended to drive relatively light loads. It can
drive the AD9884A Reference input directly, but should be externally buffered if it is used to drive other loads as
well. The absolute accuracy of this output is 

±

4%, and the temperature coefficient is 

±

50 ppm, which is adequate

for most AD9884A applications. If higher accuracy is required, an external reference may be employed.  If an exter-
nal reference is used, tie this pin to ground through a 0.1 mF capacitor.

REFIN

Reference Input

The reference input accepts the master reference voltage for all AD9884A internal circuitry (+1.25 V 

±

 10%). It

may be driven directly by the REFOUT pin. Its high impedance presents a very light load to the reference source.
This pin should be bypassed to Ground with a 0.1 mF capacitor.

FILT

External Filter Connection

For proper operation, the pixel clock generator PLL requires an external filter. Connect the filter shown in Figure
10 to this pin. For optimal performance, minimize noise and parasitics on this node.

POWER SUPPLY

V

D

Main Power Supply
These pins supply power to the main elements of the circuit. It should be as quiet and filtered as possible.

V

DD

Digital Output Power Supply
A large number of output pins (up to 52) switching at high speed (up to 140 MHz) generates a lot of power 
supply transients (noise). These supply pins are identified separately from the V

D  

D

 pins so special care can be taken to

minimize output noise transferred into the sensitive analog circuitry. If the AD9884A is interfacing with lower-
voltage logic, V

DD

 may be connected to a lower supply voltage (as low as 2.5 V) for compatibility.

PV

D

Clock Generator Power Supply
The most sensitive portion of the AD9884A is the clock generation circuitry. These pins provide power to the
clock PLL and help the user design for optimal performance. The designer should provide “quiet,” noise-free
power to these pins.

GND

Ground
The ground return for all circuitry on chip. It is recommended that the AD9884A be assembled on a single solid
ground plane, with careful attention to ground current paths. See the Design Guide for details.

L50A  01.4.30 2:58 PM  ˘

`

20

Summary of Contents for ImageQuest L50A

Page 1: ...Multiscanning Color Monitor TECHNICAL SERVICE MANUAL L50A L50AF...

Page 2: ...to operate without danger of electrical shock General Information 1 Description This 15 LCD color display monitor is operated in R G B drive mode input 2 Operating instructions 2 1 Front Power Switch...

Page 3: ...85 1 74 5 86 9 60 0 70 1 75 0 85 0 H Polarity 1 0 0 1 0 0 0 0 0 1 1 1 1 1 0 1 0 0 1 1 V Polarity 0 1 1 0 1 1 0 0 0 1 1 1 1 1 0 1 0 0 1 1 V Polarity 25 175 25 420 28 322 31 500 31 500 35 500 25 175 31...

Page 4: ...4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 Resolution 640 x350 640 x 400 720 x 400 640 x 350 640 x 400 720 x 400 640 x 480 640 x 480 640 x 480 800 x 600 800 x 600 800 x 600 800 x 600 800 x 600 832 x...

Page 5: ...ync input H Sync TTL level V Sync TTL level Waveform Video input R G B 4 L50A L50AF Technical Service Manual ACTIVE 4 Front Porch T5 Period T1 Sync Width T2 Back Porch T3 ACTIVE 4 Front Porch T5 Perio...

Page 6: ...r Pin and input signals are shown in the table below Pin Description D Sub miniature connector SIGNAL PIN NO 3 2 1 5 4 6 7 8 9 10 11 12 13 14 SEPARATE SYNC DDC 1 2B RED GREEN BLUE GND RETURN RED GROUN...

Page 7: ...Connecting with External Equipment Cautions Be sure to turn off the power of your computer before connecting the monitor 6 L50A L50AF Technical Service Manual...

Page 8: ...olor Temperature OSD Adjust Amplified video signals are input to the ADC Analog to Digital Converter and converted to digital signals Again digitized video signals are input to the MX88271 or MX88281...

Page 9: ...the contrast of the screen H POSITION Adjust the horizontal position of the entire screen image V POSITION Adjust the vertical position of the entire screen image CLOCK WIDTH Adjust the horizontal si...

Page 10: ...in Windows LANGUAGE You can select the language in which adjustment menus are displayed The following languages are available English French German Italian Spanish Swedish Finnish Danish Portuguese an...

Page 11: ...k and H Position adjust menu Step 4 Adjust the Clock phase until the H Character displays clear Step 5 Using the Contrast Brightness and Color Control menu set the color to your preference Step 6 When...

Page 12: ...ition Clock Clock Phase Recall Color Control Information Language OSD Adjust Position Display Time Auto Adjust Test Power Management VESA DPMS Standard Plug Play VESA DDC 1 2B Safety Regulation EMC Er...

Page 13: ...304 H X228 V mm Drive system AM TFT Display color 16 7M Colors Number of Pixel 1024X768 Pixel arrangement RGB vertical strip Pixel pitch 0 297 H X0 297 V mm Weight 1 5Kg Contrast ratio 200 1 Viewing...

Page 14: ...A3 LRB0 LBB6 33 60 6 LRA4 LRB1 LBB7 34 61 7 LRA5 LRB2 GND 35 62 8 GND LRB3 GND 36 63 9 LRA6 GND LCKA 37 64 10 LRA7 LRB4 GND 38 65 11 GND LRB5 GND 39 66 12 LGA0 LRB6 LHSYNC 40 67 13 LGA1 LRB7 GND 41 68...

Page 15: ...14 L50A L50AF Technical Service Manual...

Page 16: ...15...

Page 17: ...in Current TJ 150 C a TA 70 C ID 6 4 A Pulsed Drain Current IDM 50 A Continuous Source Current Diode Conduction a IS 2 1 Maximum Power Dissipationa TA 25 C PD 2 5 W Maximum Power Dissipationa TA 70 C...

Page 18: ...V ID 8 0 A 0 015 0 02 Drain Source On State Resistanceb rDS on VGS 4 5 V ID 5 0 A 0 022 0 035 Forward Transconductanceb gfs VDS 15 V ID 8 0 A 20 S Diode Forward Voltageb VSD IS 2 1 A VGS 0 V 0 75 1 2...

Page 19: ...VIEW PINS DOWN Not to Scale V D REFIN REFOUT PWRDN V D GND GND GND V DD GND SOGOUT HSOUT DATACK DATACK V DD GND D R A 0 D R A 1 D R A 2 D R A 3 HSYNC COAST GND PV D CKEXT FILT NC GND PV D GND PV D GN...

Page 20: ...half the pixel rate When the sampling time is changed by adjusting the PHASE register the output timing is shifted as well The Data DATACK DATACK and HSOUT outputs are all moved so the timing relation...

Page 21: ...nerator PLL requires an external filter Connect the filter shown in Figure 10 to this pin For optimal performance minimize noise and parasitics on this node POWER SUPPLY VD Main Power Supply These pin...

Page 22: ...ieve high speed operation while maintaining CMOS low power dissipation Features 5V tolerant inputs 2 3V 3 6V VCC specifications provided 6 5 ns tPD max VCC 3 3V 10 A ICC max Power down high impedance...

Page 23: ...22 L50A L50AF Technical Service Manual 300...

Page 24: ...ess strobe 8ma 20 GND 21 VSS RESET I System reset 22 ALE I Address latch enable 23 AD 7 I O System address data 2 ma 24 AD 6 I O System address data 2 ma 25 AD 5 I O System address data 2 ma 26 AD 4 I...

Page 25: ...67 NC 68 2 I O 2 ma 69 1 I O 2 ma 70 PIO PIO PIO 0 I O 2 ma 71 PVALID O Panel valid data 4 ma 72 PHSYNC O Panel Hsync 4 ma 73 PVSYNC O Panel Vsync 4 ma 74 PCLK O Panel Clock 4 ma 75 GND 76 REVEN 0 O R...

Page 26: ...Green Pixel 1 4 ma 115 GODD 3 O Green Pixel 1 4 ma 116 GODD 4 O Green Pixel 1 4 ma 117 VDD VSS GND 118 GODD 5 O Green Pixel 1 4 ma 119 GODD 6 O Green Pixel 1 4 ma 120 GODD 7 O Green Pixel 1 4 ma 121...

Page 27: ...ory Data 4 ma 196 DQ 5 I O Memory Data 4 ma 197 DQ 26 I O Memory Data 4 ma 198 DQ 4 I O Memory Data 4 ma 199 DQ 27 I O Memory Data 4 ma 200 DQ 3 I O Memory Data 4 ma 201 DQ 28 I O Memory Data 4 ma 202...

Page 28: ......

Page 29: ......

Page 30: ......

Page 31: ......

Page 32: ......

Page 33: ......

Page 34: ......

Page 35: ...0 0 1 1 1 1 1...

Page 36: ...1 1 1 1 1 1 1 1 1 1 1 1...

Page 37: ...1 1 1 0 0 0 0 0 2...

Page 38: ...2...

Page 39: ......

Page 40: ......

Page 41: ......

Page 42: ......

Page 43: ......

Page 44: ......

Page 45: ......

Page 46: ......

Page 47: ......

Page 48: ......

Page 49: ...1 2 1 2 3 3 3 4 5 3 5 5 6 5 4 2 7898 5 9 2 7 3 7 3 7 37 5 7 3 3 4 7 41 9 4 2 4 4 3 1 73 01 73 4 4 3 3 0 2 3 3 3 4 5 3 5 5 6 5 91 4 0 0 91 4 A 4 A4 9 B 7 2 4 A4 B 4 3 3 4 4 0 2 3 3 3 4 4 3 3 3 3 3 4 2...

Page 50: ...4 4 4 01 2 1 2 41 7...

Page 51: ...4 1D 91 1D 1 7 7...

Page 52: ......

Page 53: ......

Page 54: ...R SCREW STAND B STAND A SUPPORT RUBBER BAR STAND HINGE LEFT RIGHT RUBBER FOOT B CR PET T 0 1 PET T 0 3 SILICON HIPS 94 HB WAP TT 3 10 HIPS 94 HB WAP MC 2 6 4 HIPS 94 HB HIPS 94 HB SUS T 1 2 1 2 1 5 1...

Reviews: