TRDY#
Target Ready indicates the target agent’s (selected device’s) ability to com-
plete the current data phase of the transaction. TRDY# is used in conjunction
with IRDY#. During a read, TRDY# indicates that valid data is present on
AD[31::00]. During a write, it indicates that the target is prepared to accept
data.
TRST# (optional)
Test Reset provides an asynchronous initialization of the TAP controller. This
signal is optional in the IEEE Standard Test Access Port and Boundary Scan
Architecture.
PCI REFERENCE
TECHNICAL REFERENCE
2-19
Summary of Contents for SB586TCP/166
Page 2: ...This page intentionally left blank...
Page 11: ...SPECIFICATIONS TECHNICAL REFERENCE 1 3...
Page 44: ...This page intentionally left blank PCI REFERENCE 2 20 TECHNICAL REFERENCE...
Page 94: ...This page intentionally left blank ADVANCED SETUP 5 18 TECHNICAL REFERENCE...
Page 106: ...This page intentionally left blank PERIPHERAL SETUP 7 8 TECHNICAL REFERENCE...
Page 122: ...This page intentionally left blank BIOS MESSAGES A 16 TECHNICAL REFERENCE...
Page 128: ...This page intentionally left blank TECHNICAL REFERENCE...