Page | 118
14.3 Register Map for
i
³C Lite
I/O
Table 14.4
–
Register Map for i³C Lite I/O
Fixed
Address
Digital/Analog
I/O Function
i³C Lite
Models
R
A
%I
Digital Inputs
1-12
1-12
Reserved
13-32
13-32
%Q
Digital Outputs
1-2
1-12
Relay Outputs
3-8
--
Reserved
9-16
13-16
%AI
Analog Inputs
1-4
1-4
Reserved
5-12
5-12
%AQ
Analog Outputs
1-2
1-2
Reserved
3-14
3-14
HSC Functions Register Map
Register
Frequency
Totalize
Pulse
Quad
%AI5-6
HSC1 (function) Accumulator
Quad 1 Acc
%AI7-8
HSC2 (function) Accumulator
%AI9-10
HSC3 (function) Accumulator
Quad 2 Acc
%AI11-12
HSC4 (function) Accumulator
%AQ3-4
HSC1 Preset
%AQ5-6
HSC2 Preset
%Q17
Clear HSC1
Clear Quad 1
%Q18
Clear HSC2
Set Quad 1
%Q19
Clear HSC3
Clear Quad 2
%Q20
Clear HSC4
Set Quad 2
PWM Functions Register Map
Register
PWM
%AQ3
--
%AQ4
%AQ5
--
%AQ6
%AQ7
PWM1 Duty Cycle (32-bit)
%AQ8
%AQ9
PWM1 Frequency (32-bit)
%AQ10
%AQ11
PWM2 Duty Cycle (32-bit)
%AQ12
%AQ13
PWM2 Frequency (32-bit)
%AQ14
Summary of Contents for i3C Lite
Page 1: ......
Page 8: ...Page 8 ...
Page 65: ...Page 65 Figure 9 3 Screen Calibration ...
Page 78: ...Page 78 Figure 11 2 Relay and Digital Output ...
Page 82: ...Page 82 Figure 11 5 Digital Input ...
Page 86: ...Page 86 11 9 RTD Wiring on J3 Connector ...
Page 110: ...Page 110 Figure 13 8 Alarm Configuration in i Config ...
Page 167: ...Page 167 ...