Table 40. I/O Map
(continued)
Address (hex)
Description
8 bytes on an 8-byte boundary
Unknown
96 contiguous bytes starting on a
128-byte
divisible boundary
ICH2 (ACPI + TCO)
64 contiguous bytes starting on a
64-byte divisible boundary
S845WD1-E server board resource
32 contiguous bytes starting on a
32-byte divisible boundary
(Note 3)
ICH2 (USB controller 1)
16 contiguous bytes starting on a
16-byte divisible boundary
ICH2 (SMBus)
4096 contiguous bytes starting on a
4096-byte divisible boundary
Intel 82801BA PCI bridge
96 contiguous bytes starting on a
128-byte
divisible boundary
LPC47M102
Notes:
1. Default, but can be changed to another address range
2. Dword access only
3. Byte access only
Interrupts
The interrupts can be routed through the Advanced Programmable Interrupt Controller (APIC)
portion of the ICH2 component. The APIC is supported in Windows
†
2000 Server and Windows
XP and supports a total of twenty-four interrupts.
Table 41. Interrupts
IRQ System
Resource
NMI
I/O channel check
0
Reserved, interval timer
1
Reserved, keyboard buffer full
2
Reserved, cascade interrupt from slave PIC
3 COM2
(Note 1)
4 COM1
(Note 1)
5 MPU-401
6 FDD0
7 LPT1
(Note 1)
FDD1
8 Real-time
clock
9
Reserved for ICH2 system management bus
10 User
available
11 User
available
continued
Technical Reference
91
Summary of Contents for S845WD1-E - Server Board Motherboard
Page 8: ...viii Intel Server Board S845WD1 E Product Guide ...
Page 40: ...40 Intel Server Board S845WD1 E Product Guide ...
Page 80: ...80 Intel Server Board S845WD1 E Product Guide ...
Page 84: ...84 Intel Server Board S845WD1 E Product Guide ...
Page 86: ...86 Intel Server Board S845WD1 E Product Guide ...
Page 98: ...98 Intel Server Board S845WD1 E Product Guide ...