Platform Management
Intel® Server Boards SE7320SP2 and SE7525GP2
Revision
4.0
110
The mBMC maintains an Event Filter table with 30 entries that is used to select the actions to
perform. Also maintained is a fixed/read-only Alert Policy Table entry. No alert strings are
supported.
Note: All Fault/Status LED and ID LED behaviors are driven off of PEF. PEF should not be
disabled and the as shipped entry configuration should not be modified or those behaviors will
be changed.
Each time the PEF module receives either an externally or internally generated event message,
it compares the event data against the entries in the event filter table. The mBMC scans all
entries in the table and determines a set of actions to be performed. If a combination of actions
is identified, such as power down, power cycle, and/or reset actions, the action are performed
according to PEF Action Priorities. Action priorities are outlined in the table below.
Note: An action that has changed from delayed to non-delayed, or an action whose delay time
has been reduced has a higher priority. Each generated event is logged by SEL.
Table 51. PEF Action Priorities
Action
Priority
Delayed
Type
Note
Power-down
1
Yes
PEF Action
Soft shut-down
2
Yes
OEM PEF Action
Not executed if a power-down action was
also selected.
Power cycle
3
Yes
PEF Action
Not executed if a power-down action was
also selected.
Reset
4
Yes
PEF Action
Not executed if a power-down action was
also selected.
NMI
5
No
PEF Action
Not executed if a power-down action was
also selected.
PET Alert
6
No
PEF Action
When selected, always occurs immediately
after detection of a critical event.
IPMB message event
8
No
OEM PEF Action
When selected, always occurs immediately
after detection of a critical event.
Table 52. mBMC Factory Default Event Filters
Event Filter #
Offset Mask
Events
1 Non-critical
Voltage
Assert
2 Non-critical
Voltage
Deassert
3 Critical
Voltage
Assert
4 Critical
Voltage
Deassert
5
Critical
PS Soft Fail Assert
6
Critical
PS Soft Fail Deassert
7
Critical
Proc 1-2 Thermal Trip Assert
8
Critical
Proc 1-2 Thermal Trip, Config Error & IERR Deassert
9
Degraded
Proc 1-2 FRB3 Assert
Summary of Contents for SE7320SP2 - 800MHZ Ecc Ddr Xeon
Page 182: ......
