TH-V70
1-23
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
DFLTOP
DCFLT
GND3
RFDIFO
RFOUT
VCC3
RFC
DCRF
OFTR
BDO
RFENV
BOTTOM
PEAK
AGCG
AGCO
TESTSG
RFINP
RFINN
VIN5
VIN6
VIN7
VIN8
VIN9
VIN10
VCC1
VREF1
VIN1
VIN2
VIN3
VIN4
GND1
VIN11
VIN12
HDTYPE
O
O
-
-
O
-
I
O
O
O
O
O
O
O
O
I
I
I
I
I
I
I
I
I
-
O
I
I
I
I
-
I
I
I
Filter amplifier positive output
Filter output capacitance connection
Ground 3
Radial differential output (Not use)
RF full-addition amplifier output
Power supply 3 (3.3V)
Filter for RF-group delay correction amplifier
DC-cut filter for RF full-addition amplifier
OFTR output
BDO output
RF envelope output
Bottom envelope detection filter
Peak envelope detection filter
AGC amplifier gain control
AGC amplifier level control
TEST signal input
RF signal positive input
RF signal inverted input
Internal four-partition (CD) RF input 1
Internal four-partition (CD) RF input 2
Internal four-partition (CD) RF input 3
Internal four-partition (CD) RF input 4
External two-partition (DVD) RF input 2
External two-partition (DVD) RF input 1
Power supply 1 (5V)
VREF1 voltage output
Internal four-partition (DVD) RF input 1
Internal four-partition (DVD) RF input 2
Internal four-partition (DVD) RF input 3
Internal four-partition (DVD) RF input 4
Ground 1
3-beam sub (CD) input 2
3-beam sub (CD) input 1
HD type selection
Pin No.
Symbol
I/O
Function
A
L
L
H
H
Y
L
H
H
H
1
1A
2
1B
3
1Y
4
2A
5
2B
6
2Y
7
14
13
12
11
10
9
8
GND
VCC
4B
4A
4Y
3B
3A
3Y
(TOP VIEW)
MM74HCT32MTC / 74LCX32MTC (IC521 / IC522) : Quad 2 input OR gate
1. Terminal layout & Block diagram
2. Truth table
INPUTS
OUTPUT
B
L
H
L
H
Summary of Contents for TH-V70
Page 55: ...TH V70 1 55 M E M O ...