Model 4200A-SCS Parameter Analyzer Reference Manual
Appendix L: Wafer-level reliability testing
4200A-901-01 Rev. C / February 2017
L-19
J-ramp flow diagram
The following diagram from JESD35-A has been reproduced with permission from JEDEC. This
flowchart is JEDEC copyright-protected material.
Figure 840: J-ramp flow diagram
All values are absolute – no (+) or (-) signs have been incorporated.