COMPONENT MAINTENANCE MANUAL
AVIATION RECORDERS
Model FA5000
Rev. 03 Page 232
Feb. 27/13
FDR Function Testing & Fault Isolation
23–70
−
40
Use or disclosure of information on this sheet is subject to
the restrictions on the cover page of this document.
Table 205. Main Processor Troubleshooting Chart (Continued)
Item
ID
Function Type
Failure
Mode
Local Effect
Next Effect
End Effect
UART0 rxD
The UART0
RxD RIPS is
shorted
There is no
communication
between the
UART0 and
the internal
RIPS
The MP PWA
has no RIPS
capability
Communication is disrupted
with the RIPS
H027
−
Voltag
e Reg-
ulator
Bank
Power Supply Status
The Voltage
Regulator
Bank is open
The Voltage
Regulator
Bank fails
The CVDR is
unable to shut
down properly
The CVDR is unaware
something is wrong
Power Supply Status
The Voltage
Regulator
Bank is shor-
ted
The Voltage
Regulator
Bank fails
The CVDR
shuts down
The CVDR shuts down
J028
−
Ether-
net In-
ter-
faces
Ethernet
The Ethernet
Interface is
open
The ethernet
MAC port fails
to operate in
full
−
duplex
modes
The CVDR is
unable to per-
form normally
but still oper-
ates
The CVDR is unable to per-
form normally but still operates
Ethernet
The Ethernet
Interface is
shorted
The ethernet
MAC port fails
to operate in
full
−
duplex
modes
The CVDR is
unable to per-
form normally
but still oper-
ates
The CVDR is unable to per-
form normally but still operates
K029
−
FDR
Data
In HI
Differential ARINC757
(+)
Data I/P HI is
open
Loss of ability
to acquire co-
herent FDR
Data Input
(ARINC 757
High)
Unable to re-
cord good
ARINC 757
data input from
the FPGA
Unable to record good ARINC
757 data input from the FPGA
Differential ARINC757
(+)
Data I/P HI is
shorted
Loss of ability
to acquire co-
herent FDR
Data Input
(ARINC 757
High)
Unable to re-
cord good
ARINC 757
data input from
the FPGA
Unable to record good ARINC
757 data input from the FPGA
K030
−
FDR
Data
In LO
Differential ARINC757
(
−
)
Data I/P LO
is open
Loss of ability
to acquire co-
herent FDR
Data Input
(ARINC 757
Low)
Unable to re-
cord good
ARINC 757
data input from
the FPGA
Unable to record good ARINC
757 data input from the FPGA
Rev.04 Page 232
Mar. 21/14
The document reference is online, please check the correspondence between the online documentation and the printed version.