MIPI D-PHY Bandwidth Matrix Table
User Guide
© 2015-2018 Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at
All other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.
12
FPGA-UG-02041-1.1
Lattice FPGA
70 Ω
LVDS25E
CLOCK_P
CLOCK_N
DATA_P
DATA_N
DPHY TX
Module
iD
D
R
x4
I/
O
C
o
n
tr
o
lle
r
LVDS25E
LVDS25E
330 Ω
330 Ω
330 Ω
330 Ω
330 Ω
330 Ω
DATA_P
MIPI DPHY
RX Device
70 Ω
DATA_N
70 Ω
70 Ω
70 Ω
70 Ω
70 Ω resistors
connected to
ground for HS-only
mode.
Figure 3.4. Unidirectional Transmit HS Mode Only Implementation