Lexicon
incorporation of the bank bits within the address space. The following table illustrates the internal to
external address multiplexing.
SHARC DSP Internal to External Address bit mapping
Row Address
Bank Bits
Column Address
Internal External Internal External Internal
External
A[20:10] A[10:0] A[9:8]
A[14:13] A[7:0]
A[7:0]
Memory access is contiguous with this scheme. The following diagram illustrates how each 256-word
page is interleaved in relation to the internal address.
Memory Interleave Diagram
Bank 0
0x000000
0x0000FF
Bank 1
0x000100
0x0001FF
Bank 2
0x000200
0x0002FF
Bank 3
0x000300
0x0003FF
1024 Words
Bank 0
0x000400
0x0004FF
Bank 1
0x000500
0x0005FF
Bank 2
0x000600
0x0006FF
Bank 3
0x000700
0x0007FF
1024 Words
.......
Bank 0
0x1FFC00
0x1FFCFF
Bank 1
0x1FFD00
0x1FFDFF
Bank 2
0x1FFE00
0x1FFEFF
Bank 3
0x1FFF00
0x1FFFFF
1024 Words
6-19
Summary of Contents for RV-8
Page 8: ......
Page 18: ...RV 8 Service Manual 3 6 ...
Page 54: ......
Page 76: ......
Page 132: ......
Page 156: ......
Page 157: ......
Page 158: ......
Page 159: ......
Page 160: ......
Page 161: ......
Page 162: ......
Page 163: ......
Page 164: ......
Page 165: ......
Page 166: ......
Page 167: ......
Page 168: ......
Page 169: ......
Page 170: ......
Page 171: ......
Page 172: ......
Page 173: ......
Page 174: ......
Page 175: ......
Page 176: ......
Page 177: ......
Page 178: ......
Page 179: ......
Page 180: ......
Page 181: ......
Page 182: ......
Page 183: ......
Page 184: ......
Page 185: ......
Page 246: ......
Page 247: ......