3-11
Copyright © 2008 LG Electronics. Inc. All right reserved.
Only for training and service purposes
LGE Internal Use Only
XI
XO
Crystal
C170
33pF
C170
33pF
C169
33pF
C169
33pF
R120
100K
R120
100K
X101
27MHz
X101
27MHz
1
2
3
DETAILS AND WAVEFORMS ON SYSTEM TEST AND DEBUGGING
1. SYSTEM 27MHz CLOCK, RESET, FLASH SCK SIGNAL.
1-1. 1389P main clock is at 27MHz(Y201)
1-2. 1389P reset is active high.
FIG 1-1
1
1.8V
3.3V
CM1117SCM223
3
1
4
2
C171
104
C171
104
+
CE111
100uF/6.3V
+
CE111
100uF/6.3V
1
2
+
CE110
100uF/6.3V
+
CE110
100uF/6.3V
1
2
U102
CM1117SCM233
SOT223
U102
CM1117SCM233
SOT223
OUT
2
IN
3
AD
J
1
TAB
4
L115
50 PB
L115
50 PB
R123
330
R123
330
R121
680
R121
680
/M_RESET
3.3V
R
127
N
C
R
127
N
C
+
CE112
NC/47uF/10V
+
CE112
NC/47uF/10V
1
2
TROPEN
Tray_Open_SW
C322
104
C322
104
SW301
SW PUSHBUTTON
SW301
SW PUSHBUTTON
1
4
2
3
C321
104
C321
104
R332
10K
R332
10K
FIG 1-2
2
3
3
2
1
1.8V
RESET