background image

 

Micrel Confidential 

 

CENTAUR

 KS8695PX Demo Board Description

Integrated Multi-Port PCI Gateway Solution

1849 Fortune Drive, San Jose, CA 95131, USA 

·

 Tel: (408) 944-0800 

·

 http://www.micrel.com 

 

 
 
 

 

CENTAUR 

KS8695PX 

Integrated Multi-Port PCI Gateway 

Solution 

 

Demonstration Board Hardware 

Description

 

 
 
 
 

Version 1.0 

 

September 2003 

 
 

 

Summary of Contents for CENTAUR KS8695PX

Page 1: ...iption Integrated Multi Port PCI Gateway Solution 1849 Fortune Drive San Jose CA 95131 USA Tel 408 944 0800 http www micrel com CENTAUR KS8695PX Integrated Multi Port PCI Gateway Solution Demonstratio...

Page 2: ...AM 6 3 0 GETTING STARTED 7 3 1 CONFIGURING PC COM PORT SETTINGS 7 4 0 MEMORY MAP 8 4 1 KS8695PX ERROR BOOKMARK NOT DEFINED 4 1 1 Board Reset 9 4 1 2 System Clock 9 4 1 3 Jumpers 9 4 1 4 Chip Select As...

Page 3: ...Block Diagram 6 Figure 2 COM Port Configuration 8 Figure 3 KS8695PX SDRAM Interface 11 Figure 4 KS8695PX Flash Interface 13 Figure 5 KS8695PX MiniPCI Interface 14 Table 1 Default Memory Map 8 Table 2...

Page 4: ...crel Confidential 4 CENTAUR KS8695PX Demo Board Description Integrated Multi Port PCI Gateway Solution 1 0 General Information 1 1 Revision History Revision Date Description 1 0 9 26 03 Initial Releas...

Page 5: ...are support for a mini PCI connector to address the 802 11a b g wireless gateway router market as well as a host of other applications that take advantage of the multitude of devices that connect to P...

Page 6: ...teway Solution 2 0 Functional Block Diagram Figure 1 KS8695PX Demo Board Block Diagram CENTAUR GPIO Memory Bus 16 MB STATUS LED 1 8 V MiniPCI0 16 MB PCI BUS 4 MB Et he rn et LAN3 UART LAN2 WAN KS8695P...

Page 7: ...when the reset button on the board is depressed you should see a flashing LED pattern This is the power on self test POST 2 The ports on the KS8695PX board are labeled as WAN and LAN Connect a PC to...

Page 8: ...Configuration 4 0 Memory Map Upon power up the KS8695PX memory map is configured as shown below Table 1 Default Memory Map Address Range Region Size Description 0x03FF0000 0x04000000 64 kbytes KS8695...

Page 9: ...H 0x01000000 0x013FFFFF 4 Mbyte SDRAM Expansion Space 0x00000000 0x00FFFFFF 16 Mbyte SDRAM Please see the KS8695PX Detailed Register Description document for more information 4 1 KS8695PX 4 1 1 Board...

Page 10: ...nnection for normal operation No Connection M66EN JP9 PCI 66 MHz Enable Not available on this board 0 33 MHz for this board to operate GPIO 11 6 JP5 GPIO test points for testing No connection 4 1 4 Ch...

Page 11: ...in a 4Mx32 bit configuration The KS8695PX provides a glueless interface to the SDRAM as shown in Figure 2 The SDRAM interface can also be programmed to support 16 bit SDRAM Figure 3 KS8695PX SDRAM Int...

Page 12: ...back from SDOCLK KS8695PX uses this clock to register SDRAM data DATA 31 0 DQ 31 0 Bi directional data bus ADDR 11 0 A 11 0 Address bus ADDR 21 20 BA 1 0 Bank Address Inputs SDCSN0 CS Chip 0 SDRAM chi...

Page 13: ...al static memory bank 0 The KS8695PX flash data bus width is programmable for 8 16 or 32 bits The system addressing is determined by the WLED 1 0 B0SIZE 1 0 inputs The KS8695PX will automatically adju...

Page 14: ...33 MHz and is compliant with PCI Local Bus Specification 2 1 The KS8695PX Demo Board miniPCI interface is shown below Figure 5 KS8695PX MiniPCI Interface KS8695P 32 4 PAD 31 0 CBEN 3 0 PAR FRAMEN TRDY...

Page 15: ...fferential termination on the transmit side for each port The line side of the transformer is connected to pins 3 TX and 6 TX on the RJ 45 connectors for LAN ports 1 4 With additional circuitry the LA...

Page 16: ...D 19 DBGACK 20 GND The DBGRQ and DBACK signals are not be supported on the KS8695PX Demo Board 4 4 5 LEDs The KS8695PX provides 2 LED s per LAN or WAN port These LED indicators are fully programmable...

Page 17: ...through a 5 0 V DC power jack The dc power is then translated down to the voltage levels required with Micrel voltage regulators These voltage regulators were chosen for stability in evaluation and t...

Reviews: