Microchip Technology dsPIC30F6010 Datasheet Download

Page: 104 / 222

dsPIC30F6010

DS70119B-page 102

Advance Information



2004 Microchip Technology Inc.

17.5

Automatic Clock Stretch

In the Slave modes, the module can synchronize buffer
reads and write to the master device by clock
stretching.

17.5.1

TRANSMIT CLOCK STRETCHING

Both 10-bit and 7-bit Transmit modes implement clock
stretching by asserting the SCLREL bit after the falling
edge of the ninth clock if the TBF bit is cleared, indicat-
ing the buffer is empty.

In Slave Transmit modes, clock stretching is always
performed, irrespective of the STREN bit.

Clock synchronization takes place following the ninth
clock of the transmit sequence. If the device samples
an ACK on the falling edge of the ninth clock, and if the
TBF bit is still clear, then the SCLREL bit is automati-
cally cleared. The SCLREL being cleared to ‘

’ will

assert the SCL line low. The user’s ISR must set the
SCLREL bit before transmission is allowed to con-
tinue. By holding the SCL line low, the user has time to
service the ISR and load the contents of the I2CTRN
before the master device can initiate another transmit
sequence.

17.5.2

RECEIVE CLOCK STRETCHING

The STREN bit in the I2CCON register can be used to
enable clock stretching in Slave Receive mode. When
the STREN bit is set, the SCL pin will be held low at
the end of each data receive sequence.

17.5.3

CLOCK STRETCHING DURING

7-BIT ADDRESSING (STREN =

)

When the STREN bit is set in Slave Receive mode,
the SCL line is held low when the buffer register is full.
The method for stretching the SCL output is the same
for both 7 and 10-bit Addressing modes.

Clock stretching takes place following the ninth clock of
the receive sequence. On the falling edge of the ninth
clock at the end of the ACK sequence, if the RBF bit is
set, the SCLREL bit is automatically cleared, forcing the
SCL output to be held low. The user’s ISR must set the
SCLREL bit before reception is allowed to continue. By
holding the SCL line low, the user has time to service
the ISR and read the contents of the I2CRCV before the
master device can initiate another receive sequence.
This will prevent buffer overruns from occurring.

17.5.4

CLOCK STRETCHING DURING

10-BIT ADDRESSING (STREN =

)

Clock stretching takes place automatically during the
addressing sequence. Because this module has a
register for the entire address, it is not necessary for
the protocol to wait for the address to be updated.

After the address phase is complete, clock stretching
will occur on each data receive or transmit sequence
as was described earlier.

17.6

Software Controlled Clock
Stretching (STREN =

)

When the STREN bit is ‘

’, the SCLREL bit may be

cleared by software to allow software to control the
clock stretching. The logic will synchronize writes to
the SCLREL bit with the SCL clock. Clearing the
SCLREL bit will not assert the SCL output until the
module detects a falling edge on the SCL output and
SCL is sampled low. If the SCLREL bit is cleared by
the user while the SCL line has been sampled low, the
SCL output will be asserted (held low). The SCL out-
put will remain low until the SCLREL bit is set, and all
other devices on the I

C bus have de-asserted SCL.

This ensures that a write to the SCLREL bit will not
violate the minimum high time requirement for SCL.

If the STREN bit is ‘

’, a software write to the SCLREL

bit will be disregarded and have no effect on the
SCLREL bit.

17.7

Interrupts

The I

C module generates two interrupt flags, MI2CIF

C Master Interrupt Flag) and SI2CIF (I

C Slave Inter-

rupt Flag). The MI2CIF interrupt flag is activated on
completion of a master message event. The SI2CIF
interrupt flag is activated on detection of a message
directed to the slave.

17.8

Slope Control

The I

C standard requires slope control on the SDA

and SCL signals for Fast Mode (400 kHz). The control
bit, DISSLW, enables the user to disable slew rate con-
trol, if desired. It is necessary to disable the slew rate
control for 1 MHz mode.

Note 1:

If the user loads the contents of I2CTRN,
setting the TBF bit before the falling edge
of the ninth clock, the SCLREL bit will not
be cleared and clock stretching will not
occur.

The SCLREL bit can be set in software,
regardless of the state of the TBF bit.

Note 1:

If the user reads the contents of the
I2CRCV, clearing the RBF bit before the
falling edge of the ninth clock, the
SCLREL bit will not be cleared and clock
stretching will not occur.

The SCLREL bit can be set in software,
regardless of the state of the RBF bit. The
user should be careful to clear the RBF bit
in the ISR before the next receive
sequence in order to prevent an overflow
condition.