PIC16C62B/72A
DS35008C-page 46
Preliminary
1998-2013 Microchip Technology Inc.
REGISTER 8-1:
SSPSTAT: SYNC SERIAL PORT STATUS REGISTER
(ADDRESS 94h)
R/W-0 R/W-0
R-0
R-0
R-0
R-0
R-0
R-0
SMP
CKE
D/A
P
S
R/W
UA
BF
R = Readable bit
W = Writable bit
U = Unimplemented bit, read
as ‘0’
- n =Value at POR reset
bit7
bit0
bit 7:
SMP:
SPI data input sample phase
SPI Master Operation
1
= Input data sampled at end of data output time
0
= Input data sampled at middle of data output time
SPI Slave Mode
SMP must be cleared when SPI is used in slave mode
I
2
C Mode
This bit must be maintained clear
bit 6:
CKE
: SPI Clock Edge Select
SPI Mode
CKP = 0
1
= Data transmitted on rising edge of SCK
0
= Data transmitted on falling edge of SCK
CKP = 1
1
= Data transmitted on falling edge of SCK
0
= Data transmitted on rising edge of SCK
I
2
C Mode
This bit must be maintained clear
bit 5:
D/A
: Data/Address bit (I
2
C mode only)
1
= Indicates that the last byte received or transmitted was data
0
= Indicates that the last byte received or transmitted was address
bit 4:
P
: Stop bit (I
2
C mode only. This bit is cleared when the SSP module is disabled, or when the Start bit is
detected last, SSPEN is cleared)
1
= Indicates that a stop bit has been detected last (this bit is '0' on RESET)
0
= Stop bit was not detected last
bit 3:
S
: Start bit (I
2
C mode only. This bit is cleared when the SSP module is disabled, or when the Stop bit is
detected last, SSPEN is cleared)
1
= Indicates that a start bit has been detected last (this bit is '0' on RESET)
0
= Start bit was not detected last
bit 2:
R/W
: Read/Write bit information (I
2
C mode only)
This bit holds the R/W bit information following the last address match. This bit is only valid from the
address match to the next start bit, stop bit, or ACK bit.
1
= Read
0
= Write
bit 1:
UA
: Update Address (10-bit I
2
C mode only)
1
= Indicates that the user needs to update the address in the SSPADD register
0
= Address does not need to be updated
bit 0:
BF
: Buffer Full Status bit
Receive (SPI and I
2
C modes)
1
= Receive complete, SSPBUF is full
0
= Receive not complete, SSPBUF is empty
Transmit (I
2
C mode only)
1
= Transmit in progress, SSPBUF is full
0
= Transmit complete, SSPBUF is empty
Summary of Contents for PIC16C62B/72A
Page 4: ...PIC16C62B 72A DS35008C page 4 Preliminary 1998 2013 Microchip Technology Inc NOTES...
Page 30: ...PIC16C62B 72A DS35008C page 30 Preliminary 1998 2013 Microchip Technology Inc NOTES...
Page 38: ...PIC16C62B 72A DS35008C page 38 Preliminary 1998 2013 Microchip Technology Inc NOTES...
Page 48: ...PIC16C62B 72A DS35008C page 48 Preliminary 1998 2013 Microchip Technology Inc NOTES...
Page 80: ...PIC16C62B 72A DS35008C page 80 Preliminary 1998 2013 Microchip Technology Inc NOTES...
Page 104: ...PIC16C62B 72A DS35008C page 104 Preliminary 1998 2013 Microchip Technology Inc NOTES...
Page 110: ...PIC16C62B 72A DS35008C page 110 Preliminary 1998 2013 Microchip Technology Inc NOTES...
Page 120: ...PIC16C62B 72A DS35008C page 120 Preliminary 1913 Microchip Technology Inc...
