Overview
RAM, and six DSP blocks (each DSP block can be configured into one 36×36 multiplier,
four 18×18 multipliers or eight 9×9 multipliers). It also supports various 3.3V differential
I/Os and DDR interface. In the DP-3300/3200, EP1S10F672C7 is the control core for the
front-end circuit, respectively providing the transmission sequence control of the
transmission circuit, the control of the reception selection circuit, the gain adjustment
control of the voltage controlled gain amplifier, the adjustment control of PHV, the
beamforming logic, and the signal processing logic
，
etc. Moreover, the phase-locked
loop output of EP1S10F672C7 provides a 29.5MHz clock for PAL-system VIDEO signal
and a 6MHz clock for USB control chip.
The CINE review and post-processing functions are realized within one FPGA, which is
the ACEX1K100FC484 made by ALTERA. The chip has two SDRAMs used as CINE
review memory, and four SRAMs respectively used as frame correlation buffer, graphics
memory, image memory and video signal buffer, thus generating the signals of frame
correlation, graphics circuit, image storage VGA and VIDEO. In addition, this FPGA chip
can also generate the horizontal and vertical synchronization signals for the VGA monitor
and the control signal for the video printer.
The function of the DSC circuit is realized in one FPGA, which is the ACEX1K100QC208
made by ALTERA. The chip has one 256k×16 SRAM used for the B-type DSC look-up
table and the M-mode memory, and four 128k×8 SRAMs used for the B-mode DSC
memory.
The chip MCF5307, made by Motorola, is used as CPU and the control core of the DP-
3300/3200. The chip has SDRAM and FLASH as internal memory and Boot ROM, and it
is externally connected with power detection A/D, watchdog, real-time clock and
temperature detection circuit through IIC bus. The serial port for communicating with the
keyboard is provided by the CPU.
The chip CPLD provides the interfaces between the CPU and the external circuits,
including the USB control interface, network control interface and FPGA configuration
interface, etc.
The DP-3300/3200 has two video DACs, one for generating the monochromatic VGA
signal, and the other for generating the video signal. Since the system needs two video
signal outputs, there are two operational amplifiers.
The chip for network interface provides the functions of MAC and PHY, and it is externally
connected with a network transformer to isolate the network signal.
3-4
DP-3300/DP-3200
Service Manual
（
V1.1
）
Summary of Contents for DP-3200
Page 1: ...DP 3300 DP 3200 Digital Ultrasonic Diagnostic Imaging System Service Manual...
Page 2: ......
Page 11: ...DP 3300 DP 3200 Service Manual V1 1 I...
Page 12: ......
Page 16: ......
Page 20: ......
Page 76: ......
Page 81: ...P N 2302 20 34499 V 1 1...
