MOTOROLA CMOS LOGIC DATA
6–279
MC14514B MC14515B
COMPLEX DATA ROUTING
Two MC14512 eight–channel data selectors are used here
with the MC14514B four–bit latch/decoder to effect a com-
plex data routing system. A total of 16 inputs from data regis-
ters are selected and transferred via a 3–state data bus to a
data distributor for rearrangement and entry into 16 output
registers. In this way sequential data can be re–routed or
intermixed according to patterns determined by data select
and distribution inputs.
Data is placed into the routing scheme via the eight inputs
on both MC14512 data selectors. One register is assigned to
each input. The signals on A0, A1, and A2 choose one of
eight inputs for transfer out to the 3–state data bus. A fourth
signal, labelled Dis, disables one of the MC14512 selectors,
assuring transfer of data from only one register.
In addition to a choice of input registers, 1 thru 16, the rate
of transfer of the sequential information can also be varied.
That is, if the MC14512 were addressed at a rate that is eight
times faster then the shift frequency of the input registers, the
most significant bit (MSB) from each register could be se-
lected for transfer to the data bus. Therefore, all of the most
significant bits from all of the registers can be transferred to
the data bus before the next most significant bit is presented
for transfer by the input registers.
Information from the 3–state bus is redistributed by the
MC14514B four–bit latch/decoder. Using the four–bit ad-
dress, D1 thru D4, the information on the inhibit line can be
transferred to the addressed output line to the desired output
registers, A thru P. This distribution of data bits to the output
registers can be made in many complex patterns. For exam-
ple, all of the most significant bits from the input registers can
be routed into output register A, all of the next most signifi-
cant bits into register B, etc. In this way horizontal, vertical, or
other methods of data slicing can be implemented.
DATA ROUTING SYSTEM
INPUT
REGISTERS
DATA
TRANSFER
DATA
DISTRIBUTION
OUTPUT
REGISTERS
3–STATE
DATA BUS
REGISTER A
REGISTER P
REGISTER 1
REGISTER 8
REGISTER 9
REGISTER 16
DATA
SELECT
STROBE
INHIBIT
DIS
DIS
Q
Q
D1 D2 D3 D4
A0 A1 A2
A0 A1 A2
MC14514B
MC14512
MC14512
D0
D1
D2
D3
D4
D5
D6
D7
D0
D1
D2
D3
D4
D5
D6
D7
S15
S14
S13
S12
S11
S10
S9
S8
S7
S6
S5
S4
S3
S2
S1
S0
Summary of Contents for CMOS Logic
Page 1: ......
Page 5: ...iv MOTOROLA CMOS LOGIC DATA ...
Page 6: ...Master Index 1 ...
Page 12: ...Product Selection Guide 2 ...
Page 17: ...The Better Program 3 ...
Page 20: ...B and UB Series Family Data 4 ...
Page 25: ...CMOS Handling and Design Guidelines 5 ...
Page 32: ...CMOS Handling and Design Guidelines 5 ...
Page 39: ...Data Sheets 6 ...
Page 234: ...MOTOROLA CMOS LOGIC DATA MC14174B 6 196 FUNCTIONAL BLOCK DIAGRAM TIMING DIAGRAM ...
Page 238: ...MOTOROLA CMOS LOGIC DATA MC14175B 6 200 FUNCTIONAL BLOCK DIAGRAM TIMING DIAGRAM ...
Page 555: ...CMOS Reliability 7 ...
Page 561: ...Equivalent Gate Count 8 ...
Page 563: ...Packaging Information Including Surface Mounts 9 ...
Page 571: ......
