background image

3

Mainframe-class RAS features

Reliability / Availability 

  Dual-Core Intel

®

 Itanium

®

 processor: 

     Error handling of hardware and operating system through Machine Check Architecture (MCA)

  Memory mirroring: 

Continuous operation even in the event of a non-correctable error

  Partial Chipset degradation: 

Avoid multi-partition shutdowns resulting from chipset failures

  Highly Available Center Plane: 

System restoration after the replacement of a failed crossbar    

 

  no longer requires a system shutdown

  Complete modularization and redundancy: 

Improvements in fault resilience,  

 

 

 

  continuous operation and serviceability

  Clock modularization, redundancy and 16 processor domain segmentation:  

    Minimizes downtime, and avoids multi partition shutdown due to clock failure

  Diagnostics of the error detection circuits: 

Substantial strengthening of data integrity

  Enhanced error detection of the high-speed interconnect:  

    Intricate error handling through multi bit error detection and retransmission of error data

  Two independent power sources: 

Avoid system shutdown due to failures of the power distribution units

Serviceability 

 

Autonomic reporting of logs with pinpoint prognosis of failed components allow for the realization of  

 

  mainframe-class platform serviceability

n

 

 

System Hardware Layout of the Express5800/1000  
Series Server (1320Xf)

*  Redundant 

configuration 

available

Fan box

Cell card

PCI box

Power Bay

Service 

Processor *

1

Clock card *

1

HDD Bay

Power 

Distribution

Unit (PDU)

Fan box

Crossbar 

card

PCI slots

Hot Pluggable *

2

Fully 

Redundant

N+1

Redundant

*1  Redundancy is optional
*2  Ability to replace a failed component 

without shutting down other partitions

*  Redundant 

configuration 

available

Increased inter-Cell data transfer speeds 

Cell

Ce

ll

C

el

l

Ce

ll

Ce

ll

C

ell

Ce

ll

H

ig

h

-s

p

ee

d

 c

ro

ss

b

ar

Memory

Memory

A

3

 Chipset

Processor

Processor

Processor

Processor

Cell Controller

C

ac

he 

C

o

he

re

nc

In

te

rf

ac

(C

C

I)

D

ir

ec

d

at

tr

an

sf

er

 o

f l

ar

g

ca

ch

d

at

a

n

 

 

Internal Connections of the 
Express5800/1000 Series

Service Processor
Clock card
HDD Bay
Power Distribution Unit
Power Bay

Fan box
Cell card
PCI box
Crossbar card
PCI slots

Summary of Contents for INTEL 5800/1000

Page 1: ...EC Express5800 1000 Technology Guide Vol 1 Powered by the Dual Core Intel Itanium Processor Reliability and Performance through the fusion of the NEC A3 chipset and the Dual Core Intel Itanium process...

Page 2: ...enterprises With the new Dual Core Intel Itanium processor 9000 series and the NEC designed third generation chipset A3 from chipset board to system level design NEC has never compromised to realize...

Page 3: ...etransmission of error data Two independent power sources Avoid system shutdown due to failures of the power distribution units Serviceability Autonomic reporting of logs with pinpoint prognosis of fa...

Page 4: ...llelization is achieved however it is not maximized nor efficient Parallel processing with EPIC architecture In the EPIC architecture parallelization is run at compile time allowing for maximum parall...

Page 5: ...se applications performance through reduced cache memory access latency Very Large Cache VLC Architecture Intel Itanium 2 processor Madison L3 9MB Latency Dual Core Intel Itanium processor Montvale L3...

Page 6: ...ts Partial chipset degradation Dynamic recovery Hot Pluggable 4 Hot Pluggable 4 Hot Pluggable 4 Hot Pluggable 4 Hot Pluggable 4 Hot Pluggable 4 Duplexed 1 16 processor domain segmentation 2 Core I O R...

Page 7: ...e may result in a multi partition shutdown To resolve this issue the Express5800 1000 series servers have been designed to allow for the partial degradation of chipsets Within each of the LSI chips wh...

Page 8: ...de that is linked directly to the failed crossbar will be temporarily shutdown The failed crossbar card can be replaced without halting other business operations Cell Cell Cell Cell Cell Cell Cell Cel...

Page 9: ...distribution mechanisms so that system downtime can be minimized The 1320Xf system allows for the division of the system into two 16 processor segments where one segment utilizes one system clock and...

Page 10: ...ected by the chipset in the event of an error The BID is able to diagnose the location of the error and will pinpoint the required FRU Field Replaceable Unit so that the time required to replace the c...

Page 11: ...iguration Small footprint and a highly scalable I O Along with the industry s prevalent Microsoft Windows operating system the Express5800 1000 series servers also support the Linux operating system B...

Page 12: ...tel logo Itanium and Itanium inside are trademarks or registered trademarks of Intel Corporation or its subsidiaries in the United States and other countries Microsoft and Windows are registered trade...

Reviews: