578
APPENDIX E REVISION HISTORY
User’s Manual U12697EJ3V0UM
2nd edition
Edition
Contents
Applied to:
(2/4)
CHAPTER 9
8-BIT TIMER/
EVENT
COUNTERS 1, 2
CHAPTER 10
8-BIT TIMERS 5,
6
CHAPTER 11
WATCH TIMER
CHAPTER 12
WATCHDOG
TIMER
CHAPTER 13
A/D CONVERTER
CHAPTER 16
ASYNCHRONOUS
SERIAL
INTERFACE/
3-WIRE SERIAL
I/O
Modification of
Figure 9-1 Block Diagram of 8-Bit Timer/Event Counters 1 and
2
Modification of caution in
(1) 8-bit timer counters 1 and 2 (TM1, TM2)
Modification of caution in
(2) 8-bit compare registers 10 and 20 (CR10, CR20)
Modification of
Figure 9-2 Format of 8-Bit Timer Mode Control Register 1
(TMC1)
Modification of
Figure 9-3 Format of 8-Bit Timer Mode Control Register 2
(TMC2)
Modification of caution in
Figure 9-4 Format of Prescaler Mode Register 1
(PRM1)
Modification of caution in
Figure 9-5 Format of Prescaler Mode Register 2
(PRM2)
Modification of setting method in
9.4.4 Operation as 8-bit PWM output
Modification of
Figure 9-8 Timing of PWM Output
Deletion of timer output from
Table 10-1 Configuration of 8-Bit Timers 5 and 6
Modification of
Figure 10-1 Block Diagram of 8-Bit Timers 5 and 6
Modification of caution in
(1) 8-bit timer counters 5 and 6 (TM5, TM6)
Modification of caution in
(2) 8-bit compare registers 50 and 60 (CR50, CR60)
Modification of description in
(1) 8-bit timer mode control registers 5 and 6
(TMC5, TMC6)
Modification of
Figure 10-2 Format of 8-Bit Timer Mode Control Register 5
(TMC5)
Modification of
Figure 10-3 Format of 8-Bit Timer Mode Control Register 6
(TMC6)
Modification of
Figure 10-4 Format of Prescaler Mode Register 5 (PRM5)
Modification of
Figure 10-5 Format of Prescaler Mode Register 6 (PRM6)
Modification of
Figure 10-6 Timing of Interval Timer Operation
Modification of caution in
10.4.2 Operation as interval timer (16-bit operation)
Modification of
Figure 10-8 Cascade Connection Mode with 16-Bit Resolution
Modification of
Table 11-1 Interval Time of Interval Timer
Modification of
Figure 11-1 Watch Timer Block Diagram
Modification of
Figure 11-2 Format of Watch Timer Mode Control Register
(WTM)
Modification and addition of caution to
Figure 11-3 Operation Timing of Watch
Timer/Interval Timer
Modification of
Figure 12-1 Watchdog Timer Block Diagram
Modification of description in
12.3.2 Interrupt priority order
Modification of
Figure 13-2 Format of A/D Converter Mode Register (ADM)
Addition of
13.5 Reading the A/D Converter Characteristics Table
Modification of description in
13.6 Cautions
Modification of
Figure 16-2 Block Diagram in Asynchronous Serial Interface
Mode
Modification of
Table 16-3 Relationship Between 5-Bit Counter Source Clock
and m Value
Modification of
Table 16-4 Relationship Between Main System Clock and Baud
Rate
Modification of
Figure 16-11 Block Diagram in 3-Wire Serial I/O Mode
